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CHAPTER 1 
INTRODUCTION 
1.1 Recent Trends In Electronics 
development of programmable logic devices was a lOQical 
step in the onQoing pl~ocess of increasing the integra t Ion o f 
electronic circui.try by which the component cou nt of elec-
tronic syste1ns is decreased . The u se of such programmable 
logic devices offers the following advantages : 
1) Design cycles of s ystems are drastically reduced. 
2) P r oduction costs are reduced . 
3) I nventory levels of chips a re reduced . 
4 ) Proprietary des i gns and s ig natures Wllich cannot 
copied by com p e t itors A Levy, April, 1986: 33). 
The programmab le integrated circuits are mass-produced, but 
small number s of LI1esc can be progr-am (n ed to the 
spec iali zed functions req u ired . Thl5 Inay prove to be a nlore 
economic solution than ttle developm~nt of customlsed inte -
grated if fairl y snla ], l numbers of these ChlPS are 
required. 
1.2 Problem Investlgated 
The main aim of this project is to inves tiga te the p r ogranl-
ming pri nci p les and characte risti c s of programmable array 
logic devices, comnlonly re1e r red to as PALs (although PAL is 
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a registered trademark of Monolithic Memories, it i s used to 
describe 
source) , 
grammer 
any device within this family originating f r om any 
and to dev e lop a relatively inexpensive PAL pro-
that can be used in conjunction with a personal 
computer. 
The only computer available for experimental use at the time 
of initiation o f the project was a Commodore 64. For 
reason it was decided to develop the programmer aroun d 
this 
the 
Commodore. It i s appreciated that a computer such as the IBM 
PC, or a compatible, would have been much more suitable for 
this purpose. However, the Commodore proved to be qui t e up 
to the task with the only real problem being the slow execu-
tion 
this 
speed of some of the programs written in BASIC . While 
may have bc~n unacceptable in a commercial mode 1 , it 
did not have any real bearing on the attainment of the goal 
of the project. 
The programmer is capable of programming the majority of 20 
pin programmable array logic devices, currently manufac-
tured by Monolithic Memories and National Semiconductor. The 
design was limited to 20 p i n chips but the same principles 
aroe valid for 24 pin devices . Incorporation of 24 pin de-
vices in the project would only have resulted in the 
leI development of two very similar sets of software, 
paral -
with -
out r eally contributing towards the scope of the project. 
Since the programming characteristics of PALs produced by 
other companies such as Te x as Instruments, differ from tl10se 
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ment~oned, the tield of appl~catlorl 01 tile prografllmer L S 
somewhat limited (Ie McJ.slt.:.'r~, 1985, Vol L: :J1Zi'i6). 
1.3 Development o f PAL Programmer 
The development of the programmer can be considered uilder-
the following two 11eadings: 
1.3.1 Generatioll of Fuse Map 
A 
of 
programmable ar r ay logic chip contains a lar"ge numtJer 
fuses in a def lni te The deS.lred lLJg~L 
operation can be realized by blowir19 sOlne of these f U5e~; 
in a predetermined pattern . Tllis pattern lS referred to 
as a fuse map. 
A set of three programs, referred to as the fuse map 
generating softwa re (and descrlbed in chapter· 4), Ilav e 
been developed to generate such a fuse map accordlng to 
the ope,~a tor's instructions. Tt,e fuse map .l~ saved on 
floppy disk and a hard copy of It can be pr1nted for 
reference pUJ~poses. 
1.3.2 Programming of P r- ogrammable Array Logic Oevlces 
A PAL can be programmed to realize a logical operat1on as 
defined by a "fuse map. Programming may be regarded as 
comprising two sepera te problems as far as this project 
is con ce rned . 
© Central University of Technology, Free State
1 . 3.2.1 Programming Software 
Software had to be developed to address and blow the 
fuses according to the fuse map. However, a PAL hus 
to be pre-verified before programming to enSllre that 
it is unddmaged and can realize tIle desired Boolean 
expressions (fuse map). After programmlng, It should 
be verified thut the required fuses have been blown 
successfully. I f this is not the case , some cor-
rective action should be taken by the programmer . 
These pre-veri"fy and verify routine s fOI-m parot of the 
prograrnming sof tware as discussed in chapter 5 . 
1.3.2.2 13rogrammer Hardware 
Although the computer can be progranlmed to generate 
the signals to blow the appropriate fuse s as de -
scribed, the volta ae levels of these would 
not be suitable to be applied directly to the PAL . 
For this reason a programmer capable of transforming 
these signals into suitable levels as required by the 
PAL 
the 
was developed . 
COfnputer which 
functions. 
This programme r is connected to 
exercises control over i ts 
1.4 Evaluation of Programmer 
After developirlg the relevant softwa~e and constructing a 
programmer, it was then possible to design a number of PAL 
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to program the PALs and evalLlate the performance 
thesE.' devices. This WOLlld be ~rl indlrect eVQluation of 
pl""ogrammer operation. Till S wa s ca rrie>d out a.nd 
~atisfactory r es u lts were obt~ined. 
results of the project can however also be evallJated ln 
wider context than merely an increase in knowledge 
rOgrammable p devices. A def~nite aim of the project was to 
reallze the 
"ophisticated 
cost. 
pr"og rammer 
equ ipment: 
design with a mi nimum of really 
and components - and at a mlnimum 
it is appreciated t!lat the performance of such a 
"ystem may fall far short of that of specialised imported 
equipment, it is felt that due to Sout h Africa's 
osition p in the pol itical and technological 
~olutions to our problems should be investigated. 
5 Importance of the Research Projoct 1 . 
WOI' I d 
unlqu~? 
such 
5(1lal ler countries a re experiencing difficulties in enterIng 
and maintaining a com petitive basis in the electronics mar-
This is largely due to the very high degree of sophls-
tiCa tion of the modern electronics industry and, in the 
South A 'f r"icd, a serious lack o 'f trai ned 
the growing importance of f ield programmable log J, C 
techniques it is imperative that South Af ri can enGlneers and 
tect1nicians keep abreast of these developments. This project 
© Central University of Technology, Free State
is primarily aimed at obtaining som e specialI zed knowledge 
In this regard. 
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CHAPTER 2 
PALs AS PROGRAMMABLE LOGIC DEVICES 
Tile relatively recent development of a number of d i -f f"rE?n t 
families of custom and semi-custom logic chips , has ca.used 
what can only be described as a revolution ir1 the electronIC 
industry. A consequence of this was the developmellt at 
programmable logic devices (PLD). 
Programmable log i c lS an excellent choice of component 
size and complexity, system reliabll.lty, inven to r'" Y 
c onside rat ions or speed is important (Meyer, February, 1 988 : 
:'>9) • Func ti ons wlth a large number of Lnput varIables 
pdl'"ticularly well in to PLD. Bus decod.Lnf] and s t a. tt:~ 
machines both fall into this category (Meyer, t"larch, 19813: 
66). Although the scope of possible app l ications of program-
mabIe logic IS virtually unlimited, the above defines III 
general terms its primary fields of application. 
One measure of the efficiellcy of a PLD is an expreSSIon at 
how many fixed-fullction devices it can replace . In exist~ng 
circuit s a single programmable device can o fterl repl~ce four 
to six However, when designing new 
circuits incorporating programmable log~c devi ces, a s.lncJle 
Cllip can eliminate tIle need for 10 or more f.i.xed- f unctlon 
chlps (Jones, 1986: ~ 37) . 
The use of large sca le integration (LSI) the 
importance of pin const~aints on packaging. A system with 
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more gates but fewer packages might cost less than the 
minimal gate system (Klingman, 1982: 106) • 
The traditional practice of minimization of digital logic 
circuits using Boolean algebra, Karnaugh maps and for in-
stance the Quine McCluskey method is therefore being limi-
ted to a certain extent. In this manner hazard free circuits 
can be design ed .wit h a very slight increase in cost ( Comer, 
1984: 80) . It certa in ly is preferable to design a hazard-
free circuit by utilizing "don't care" terms in a PLD, 
rather than have an unreliable circuit and some unused gates 
in a PLD. 
The following descussion of PLDs will be limited to program-
mable read only memories (PROM), programmable logic ar ra ys 
(PLA) and programmable array logic (PAL) devices. All of 
these devices 
figure 2.1. 
consist of a basic structure as shown in 
The main characteristics of these components 
are as follows: 
2.1 Programmable Read Only Memory (PROM) 
PROMs are primarily used as memory elements rather than as 
combination logic circuits and was the earliest fuse-
programmable device of the three under discussion. The OR 
array is provided with fusible links which are blown accor-
ding to the data that the operator inten ds saving in the 
memory. 
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The input buffe~ and AND mat~ix constitute a full decode~ 
which, incidentally, is not the case with o~dina~y PLDs. 
Due to this, PROMs have difficulty accommodating la~ge 
numbe~s of input va~iables since the size of the fuse mat~ix 
would become unacceptably la~ge (Ie Maste~, 1985: 455) . 
Due to the full decode~, the PROM is a universal logic 
solution in that all the p~oduct te~ms (minterms) of the 
input variables are gene~ated, making it possible to 
implement any AND-OR funtion of these variables 
(P~og~ammable Logic Databook by National Semiconductor 
Corporation, 1 983: 24.6 ) . 
The maximum possible numbe~ of outputs a~e determined by the 
wo~dlength of the PROM. The Boolean express ions r ealized 
can consist any number of terms, each term being a 
minterm (including all input va~iables). 
I 
' n I 10 
I To 
I 
Input , AND , , 
, Buffer Mat~ix , 
I , 
In In 
Po . - - - . rom 
00 
, 
, , 
OR 
, 
Output 
, 
, I 
Matrix , Buffer , 
, , 
, On 
Fig. 2.1 - Blockdiagram of a PLD. 
9 © Central University of Technology, Free State
2.2 P~og~ammable Logic A~~ay (PLA) 
This was the first fuse-programmable device aimed at the 
combination logic ma~ket, with the type 82S100, by Signetics 
Co~po~ation, appea~ing in 1977. IBM was the fi~st to 
inco~po~ate PLAs in thei~ compute~ designs although these 
PLAs were metal-p ~og~ammed, ~athe~ than fuse- pt-og rammed 
(Meye~, Feb~ua~y, 1988: 62) • 
PLAs incorporate two fusible (p~og~ammable) arrays. The 
fi~st steers inputs to the AND gates, while the second 
steers the p~oduct te~m outputs of the AND gates to the 
inputs of the OR gates. 80th the AND and OR a~~ays in 
figure 2.1 are therefQr~ programmable. Produc:t terms a~e 
fo~med by opening the unwanted AND gate inputs by blowing 
the a pprop~iate fuses (T~ iebel and Chu, 1982: 226) • A 
p~oduct te~m with all fuses intact will "see" all inputs, 
and their inversions, and therefore remains low (Klingman, 
1982: 91). Such a p~oduct te~m will not have any effect on 
the output. 
The main disadvantage of PLAs is the fact that p~og~amming 
requires special equipment. The versatility of these de-
vices is howeve~ beyond doubt. The recent impro vements in 
PLA technology, and increased density, will ~esult in an 
e~osion of the bottom end of the gate a~~ay ma~ket (Putman , 
Ap~il, 1987: 25) . 
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2.3 Programmable Array Logic (PAL) 
The manufacture of PALs was a more r ecent development than 
that of PROMs and PLAs. One of the first major applications 
of PLAs was by Data General Corporation in theil" Eagle 
project during the late 1970·s. At that time the supply of 
these components was st ill very limited with Monolithic 
Memories as leaders in this field. 
The basic structure of a PAL can also be illustrated by 
figure 2.1. In this case the AND matrix can be programmed. 
The OR matrix is fixe d and cannot be programmed. In a PAL, 
specifying the OR gate connection becomes a matter of device 
selection rather than of programming 
(Programmable 
Corporation, 
Logic 
1983: 
Databook, National 
24.10). 
as with PLAs 
Semiconductor 
The following initial observations should therefore be 
with respect to the selection of a specific PAL device: 
made 
1 ) The number of inputs and outputs of the circuit 
should be fewer than, or equal to, the number of inputs 
and outputs of the PAL. 
2) The number of, and distribution of, product terms 
available in the PAL must be considered ( Jay, November, 
1986: 67). 
With PALs, the maximum possible number of inputs and outputs 
are not always fixed. The outputs of some devices, such as 
with the type 16LB, are fed back as inputs. Such an output 
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pin can be used as an input if the appropriate output inver-
ter is in high impedance state (Programmable Array Logic, 
Elektor, May, 1985: 5.54) . Obviously such an increase in 
inputs causes a decrease in the maximum possible number of 
outputs. It is however the versatility of the component 
that is of importance. 
This feedback principle enables the utilization of a PAL in 
multi-level logic applications, and not only for realizing a 
number of sum-of-products. The feedback connections of 
registered outputs also allows the config u ration of the PAL 
as a state machine. Since al l register output cells within 
a single package share a common clock, it is idea I for 
design of, for example, synchronous counters. 
Although i t is conceiva bl e that higher densities 
i n tegration, and thus increased PAL capabilities, 
become possible in future, studies have shown that if 
the 
of 
will 
the 
inputs and outputs of PALs are incr-eased, a law of 
diminishing return sets in. The more the chip is expanded, 
the smaller the useable proportion (Baker, April 24, 1987: 
30) . 
Programmable array logic devices a r e not susceptible to 
causing glitches at its outputs, as is common with PROMs 
(Programmable Array Logic Leads to Flexible Application of 
8 - Bit Wide Memories, In: PAL Handbook by Monolithic 
Memories, 1983: 8.40) . The three-state outputs can be used 
to avoid glitches due to loading differences of different 
gates by enabling them after the outputs have settled . 
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Some th~ee-state outputs a~e con t~olled by a sep .. ~ate 
p~oduc t 
buffe.-, 
output) 
te~m . 
which 
This te~m is used to enable the th~ee-state 
in tu~n gates the summation te~m (OR gate 
to the output pin (LSI Databook by Monolithic 
Memo~ ies, 1985: 5.8) . 
In o~de~ to p~otect the design of a p~ogrammed PAL, it is 
supplied with security fuses. Once the programming of a PAL 
is completed (and verified), these fuses can be blown. This 
disables the verification logic, p~oviding a significant 
deterrent to potential copiers . 
The normal 
programming 
operating 
voltage, 
voltage of PALs is 5 vo 1 t. The 
at 11,75 volt, is however signifi-
cantly higher. This programming voltage level ensures that 
power supply glitches will not set the PAL in the program-
ming mode (Meyer, March, 1988: 65) • 
PALs are especially suited for application as "glue chips" 
between standard blocks . A replacement ratio of one PAL for 
5 to 10 small/medium scale integration chips is common. It 
has been repo~ted by D. Carlson of DEC, in Electronics of 
octobe ~ 6, 1982, that the use of PALs in the VAX 11/730 
computer helped reduce board area for the central processing 
unit by a factor of 4, and halved component cost compared 
with MSI (Chak~avarty and Gottlieb, Februa~y, 1986: 11 ) . 
Extremely fast switching speeds are achieved with PALs and 
propagation delays are very much shorter compared with the 
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discrete transistor-transistor-logic version of almost 
medium comple x ity circuit (Barwise, January, 1987: 24) . 
2.4 PLD Technology 
Until recently programmable logic devices have always 
produced using f usible bipolar technology . A number 
materials are used as fuses. The companies "Monolithic 
any 
been 
of 
Me-
maries" and "National Semiconductors" use titanium-tungsten 
(PAL Handbook by Monolithic Memories, 
grammable Logic Databook by National 
1983: 1.11 and Pro-
Semiconductor, 1983 : 
24.11). Advanced Micro Devices uses platinum-silicide in 
their PALs (IC Master, 1985: 4901), while other manufactu-
rers have opted for various other materials. 
Some modern programmable devices are produced using UIOS 
technology. Erasable types, using ultra-violet light for 
erasure, use floating gates (Meyer, February, 1988: 66 and 
67), while electrically erasable types are also being used. 
The advantages of these new developments are primarily lower 
power dissipation a nd an improved development cycle by means 
of the erasable types. 
An alternative to PALs are hard array logic devices (HAL) . 
HALs are identical to PALs except tha t it is mask-
programmable and not fuse-programmable. PALs are then u sed 
during development of a system. Once the design has been 
finalized, the PAL data is supplied to the PAL/HAL 
manufacturer, who produces the HALs to the customer's 
speci of i cations. 
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Existing PLDs c ome in a variety of package s i zes with 2~ and 
24 pin versions beinq the most widely used today . These 
devices are equivalent to a 200 - 30~ gate array . Upgrading 
to 40 and 84 pins in lead less chip carrier packages or pLn 
grid arrays will permit gate densitie s of over 1000 gates . 
These PLDs will therefore usefully serve the lower end of 
the gate array market, especially when v er y large quarltities 
are not required (see section 2.2). Standard cells may be a 
better alternative to PLDs for higher volume requJ. remen ts 
and h igh gate counts . (Chakravarty and Go ttlieb, February, 
1986: HZ) and 11). 
Although gate arrays are also a potenti al solution fo r many 
complex application s , ttley pose the~r own s e t c·t challenges 
and limitati ons . Amon l] these are hJ. g h d~v~lopmen t and 
production cOI:::'iL, lon(j turnaround times and the fa ct: thr3.t the 
manufacturer (nu s t intercede between the s yst em desiyner- a nd 
arr"ay producti on (Putnlan, April 24, 1987 : 2 5) . 
2.5 Programlning of PLD s 
1"lost moder'n !~LU programmer-s are used 1r1 CllnJunctLon with 
programming software such as "PALASI'1" . The so"f Lware pre-
pares a Jedec "fi12 wl')ich i s trans "Fer-red to, fo r lrl s tance, a 
PAL pr o grammer through a RS~32 ill terf dc e. 
Manuf acturers o·r some p rog;-amrner '£i fl O W bUlltJ dl::'\/f= 1 u~mE'n t.. 
software d irectly l" to th~lr macllirles (Levy , Ap r" I , 
32 ) . TI lE' p j-ogr"amrnt=.',- cJeveluj..Jed as pclrL of LhJ.s P'- O J~Lt , cl n u 
' ''' 
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described in chapter 6, however, differs considerably from 
both these two solutions. 
2.6 Summary 
The PLD explosion, as current ly experienced in the 
electronic industry, is opening many new and exciting 
avenues to the logic designer. 
The development however, takes place in so many directions 
and on so many levels, that help for the designer becomes 
highl y desireable. An interesting development ln this 
regard is the "Isdata PLD database" which is claimed to be a 
hel p to the designer in selecting a specific device for a 
certain purpose (Intelligent Help for Circuit Designers 
Overcomes PLD Chaos, In: Dataweek, May 6, 1988: 11) . 
The above may not be regarded as a comprehensive discussion 
of PLDs but serves as a suitable introduction to the closest 
alternatives to PALs, while the main conc ern of this project 
is directly with PALs. Logic sequencers (FPLS), generic 
array logic (GAL) and logic cell arrays (LCA) , to name but 
a few, are other possible elements which could be considered 
as PLD a lternatives. Yet, PALs should certainly be consi-
dered as a worthwhile component, fullfilling an importan t 
function in the electronic industry of the day . 
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CHAPTER 3 
PROGRAM CONSTRAINTS, STYLE AND TESTING 
The fo l lowing had to be considered before the programmer 
software co u ld be developed: 
1) What programs were required . 
2) The inputs of eac h of t hese programs. 
3) The outputs of each of these programs. 
4) What stand a rds and c on ventions were to be followed. 
5) The availability of f unds within t he context of the 
project . 
3.1 Constraints 
The project had to be realized within the following con-
straints: 
3 . 1. 1 Finan c es 
Since the aim was to investigate the viability of 
developing an inexpensive PAL programmer, attempts were 
made to keep the total cost of the programmer at an 
absolute minimum. 
3.1. 2 Hardware 
Du e to the "financial constraints it was decided to deve-
lop the system around a Commodore 64 microcomputer. The 
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programmer is connected to the computer by means of the 
data bus extention s ocket on the back pan e l of the compu-
ter. 
3.1.3 Language 
A high level language should be selected for its ease of 
use and r eadabil ity if the program designed in this 
language executes fast enough (Aron, 1974: 93) . It was 
decided therefore to write the fuse map generating 
software in BASIC. The total processing time proved to 
be fairly short (between 3 and 6 minutes depending on 
the operator) and this was considered to be acceptable. 
However, due to certain pulse timing parameters which 
could not be met with BASIC, both BASIC and assembler 
language were used to prepare the programming software. 
3.2 Program Goal s 
Certain goals were set with respect to the reliability, 
efficiency and generality of the software. 
3.2 . 1 Reliability 
Software is reliable if it meets its initial specifica-
tions and performs as specified (Sommerville, 1982: 7) . 
This was accepted as a general principle. It was also 
accepted that the initial specifications of the programs 
were in fact complete and correct. 
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Reliable programs include code to detect the occurance of 
an exception (where an exception is the occurance of an 
error, such as invalid data of 
been anticipated by the programmer. 
some kind) if it 
This should 
has 
then 
indicate the need for corrective action to be taken. The 
code need not however be self-correcting. A programmer 
may decide to ignore rejection (if data is outside the 
acceptable range) if a system is to be used by one opera-
tor only ( Van Tassel, 1978: 258). This princ iple cer-
tainly al s o holds true for this type of program which 
is to be used only by a certain knowledgable group of 
persons. 
These principles were adhered to during the program 
development and the programs should act predictably if 
supplied with invalid data. As it was assumed that only 
operators with a fair amount of knowledge Boolean 
algebra would utilize the system, basic Boolean conven-
tions were adhered to (e.g. "+" sign denotes 
opera tion) . 
3.2.2 Effici ency 
Efficienc y should always be an impor tant aim for 
programmer, even though it may be considered to be 
OR 
any 
less 
so than reliability. The main reasons why reliability is 
more important than efficiency are as follows: 
1) The cost of equipment has decreased. 
2) An unreli able program is practically useless . 
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3 ') Inefficiency is predictable, unreliability is not. 
The preparation of Boolean expressions which a r e 
realized in a PAL 1S a time consuming process. 
to be 
The 
execution time of the fuse map generating softwa~e is in 
fact much shorter than the time required to prepare for 
its execution and is therefore not all that important. 
The program execution is only one step (and indeed the 
least time consuming) in the process of implementing a 
PAL in a circuit - hence the relative unimportance of 
efficiency. 
3.2 . 3 Generality and Ease of Use 
The programs were written in such a manner as to facili-
tdte use both by the person generating the fuse map as 
well as the programmer making modifications to the pro-
grams. The first is catered for by leading him through 
the program with suitable prompts and requests. Modifica-
tions can only be made to a program if the programmer has 
a thorough understanding of the program. Free use 1S 
therefore mad e of comments (REM statements) which greatly 
improves the readability of the programs as well as 
identifying the diffe rent procedures in the programs. 
Wherever possible variables were used as parameters in 
order to improve generality of the programs. It was 
therefore easy to modify the programs as the need 
during development. 
arose 
In another attempt to maintain the gen erality a minimum 
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of machine dependant code was used even though it might 
have improved the structure of the program (this ob -
viously does no t hold true for the machine code rou-
tines ) It should therefore be possible to run the fuse 
map generati ng software on most other microcomputers 
with a minimum of change. Thi s is also the reason why use 
is not made of, for instance, Simon's Basic, which would 
have decreased the generality of the programs (but 
would have improved the program structure). 
3.3 Structured Programming 
Because 8ASIC is not considered to be suitable for a very 
structured program design, these programs may not be 
considered to be very well structured by, for instan c e, 
PASCAL programmers. 
The number of GOTO statements (generally considered as indi-
cating a lack of structure in a program) could have been 
if two-armed - conditionals (if-then-else) were decreased 
available. The Commodore 64 is however only capable of one-
armed-conditionals. 
Sommerville (1982: 123 ) holds that a circ umstanc e where the 
use of a GO TO may be justified is to exit from a procedure 
in case of an exception. This principle was employed in a 
number of cases where program flow had to be diverted to 
certain program sections. 
A top-down design str-ategy was applied WI i ting the 
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programs. 
structure 
The basic design was initially made by means of 
charts and the detail was added as the design 
progressed. The top-down design principle is considered to 
establish the logical structure of the solution before it 
decides on the detailed elements of the solution (Aron, 
1974: 96). An advantage of top-down design is that it simul-
taneously provides complete design control and logical modu-
larity (Aron, 1974: 128). 
3.4 Modular Programming 
Modular programming should be based on identifying all the 
things a program must do. With this in mind the progrdms 
were modularized by sequence of execution. This means 
breaking a problem into the major activities to be performed 
sequentially from the start of program e xecution. 
Advantages derived from modular programming include: 
1) Ease of testing. 
2) Ease of reading. 
Certain goals with respect to the modules have to be at-
tained in order that these advantages may be realized . 
In particular; 
1 ) Modules must be correct irrespective of context in 
which it is used. 
2) Modules must be combined to form larger programs 
without knowing the content of each module. 
?? © Central University of Technology, Free State
Modules should be independant of the following: 
1) Source of input. 
2) Destination of output. 
3) Past history of module. 
The only disadvantage of this style of programming is 
it may lead to a slight increase in the length of 
tha t 
the 
programs. Modularization in this set of programs certainly 
improved the readability of the programs. 
In connection with readability, a short explanation of why 
the variables were named so indescriptively follows: 
the Commodore 64 variable names can be of any length 
With 
bu t 
only the first two characters are considered significant in 
CBM BASIC (Commodore 64 Programmer's Reference Guide, 1984: 
7 ) . The author is of the opinion that the use of more de-
scriptive variable names increases the danger of effectively 
giving more than one variable the same name (e.g. the Commo-
dore 64 would not be able to distinguish between variable 
NAME and variable NATURE). 
3.5 Program Testing 
Testing should not be confused with debugging. Testing 
ensures correct results under all conditions, whereas debug-
ging are the steps taken to correct errors becoming apparent 
during testing. Debugging may, for instance, entail the 
addition of statements which print intermediate results at 
appropriate places in the program. These statements are 
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removed eventua lly after debugging. If the program is writ-
ten in a language with a trace facility, this may also be 
used for debugging to monitor program flow (the Commodore 64 
instruction set doe s not include a TRACE instruction). 
As with the design, a top-down approach was used in testing 
the programs. The advantages of top-down testing of 
programs are as follows: 
1) More data is added as the program develops. 
2) The main logic is tested ear ly and continually. 
3) Testing is dist ributed. 
The two major classifications of software testing are 
functional and st ructional testing. Functional testi ng 
conducted without any consideration of the in terna 1 
structure of the program. Poss ible input data is divided 
into 
class 
other 
error. 
classes in such a manner that if one test case from a 
is e xecuted and fails to detect an error, then any 
test case in this class would also fail to detect an 
This technique is designed essentially to reduce the 
number of tests necessary_ 
A major weakness of functional testing is that there is no 
way to be sure that testing is complete . The aim of struc-
tural test ing is to e nsure that the entire program code ha s 
been executed during testing (Herington et aI, 1987; 14 and 
15) . 
Each test case should represent a different class of data 
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and 
tion 
test data should obtain the maximum amount of infor ma -
f~om each ~un (Van Tassel, 1978; 253) • These two 
conditions can only be satisfied if test data is ca~efully 
which in tu~n minimizes the numbe~ of test runs selected, 
~equi~ed. Van Tassel (1978: 272) unde~sco~es the importance 
of planned testing by stating that if an effort is not made 
to develop systematic test cases, it is doubtful that 
true indication of status or success of testing will 
found. 
Eventually any programmer has to ask himself how well 
any 
be 
his 
program has been t es ted. Ideally eve~y in s truction should 
have been tested at least once. Another way of evaluating 
the testing performance is by determining: 
1) The percentage of code executed. 
2 ) The percentage of number of branches tested in both 
directionSa 
The programs developed as part of this project have been 
tho~oughly tested and debu gged. Care has been taken to 
ensure that all code was tested and the test cases were 
selected in such a manner as to verify the p~ogram 
performance under all possible input conditions. 
As far as the fuse map generating software is concerned the 
testing had to ensure that: 
1) The PAL File program should generate an accurate file 
of the appropriate PAL. 
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The 
2) Tile 
realizing 
tor . 
set of 
rHclp 
tl'l~ Boolean expreSSlon ~up~lied by the o peid-
undel~ conS.ldef-d tl.on .indeed 
subj ec Led 
lntended . 
to ~UCll tests a~ outlined above and performed dS 
Our inc] ex~cul.lon of Fu~e Md P 20 some bas.ic 0dL~ 
rega.rcJing 
required . For 
speclfic type ot PAL Lo be 
th l S purpose a p ersonall.ty t~le tJeCIl 
compiled, and s aved on floppy disk, for each type of I-'AL. 14 
program, t o a s I..IAL r"ile, was wrItten dlld us~d lu 
create these p ersona lit y f lIe s . 
8ecause of the .importance of on accul-a Lc= pCo'I~,=>orlal .lL y f .LIt::', d 
seperate program, entitled "Testing PAL File" , wa s WI~ .itten 
to cileck the personallty file ( see 4 . 2) . At the same t im e 
thi s also proved the correctness of the PAL File prog ram . 
programmirlg software was evaluated by th~ op~ r clllurl uf 
PALs programmed wit h it . Inl tlally the programmi ng wa ve -~ 
"forms genera l ed and eVd ~-
lualed (see figure 5 . 12). In t hi s manner the loLal opercl-
t~on of 
requirl;;.·d . 
3.6 Pr-og ram Docuflten lc:.a t i on 
Candul c:on si. cJel~ a t.lon WE;! n l in to dEter min ing tt-IE' Ctmoun t and 
format of program doculnentation to include in this documerlt. 
document~ng d ~ yste;n fo r a usel- ~t is neCCE's s ary t.o 
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communicate with the right perspective by recognising the 
user's position and function (Katzin, 1985: 5). 
A combination of flowcharts and pseudo code listings wer-e 
included. Since the programs were to be coded in BASIC, the 
pseudo code format was intentionally written so as to ap-
proach 8ASIC in order to simplify coding (Dvorak and Musset, 
1984: 7) . 
Detailed 
because 
operator 
required 
software. 
operator's instructions are not tr-eated seperately 
program execution generates prompts wherever 
has to supply data, etc. Where neccessary 
the 
the 
data is described in the chapters dealing with the 
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CHAPTER 4 
FUSE MAP GENERATlNG SOFTWARE 
The fuse map generating software consists at a set ot three 
programs, viz.: 
1) PAL File 
2) Testing PAL File 
3) Fuse Map 20 
, 
4.1 Pal File 
The dinl of this program is to genera te a personality file 
for each t ype of PAL with which the programmer 1S to be 
compatible. T 1"lJ. S file is accessed by the Fuse Map 20 
program during gene ration of the fuse map. In this manner 
it was possible to develop a fuse map program which 
independ a nt of the type of PAL to be programmed. 
concept WdS decided upon since the 5et This 
would be compatible with new PAL's to be 
future . It is now possible to extend the 
of pr .... ogrdms 
a nn ounced 
programmer ' s 
capabilities by generating personality files corr~5pond~n g 
to such new PALs . 
WIlen initialillng the Fuse Map 2~ program, tile operator- has 
to identif y the type of PAL he intends uS1ng. The relevant 
PAL data i s now automatica lly read from the per-sonall.ty 
file. The personality file is in the form of a sequential 
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file since the running of Fuse Map 20 involves a uniform 
series of operations on all the file records (Brinkman, 
1984: 230). The sequential file structure has the advantage 
of simplifying the Pal File program. 
The data to be supplied whilst running the PAL File program 
is obtained from the appropriate data book. The data must be 
arranged as follows: 
1) Control pins: 
These are directly read off the appropriate data sheet. 
2) Input pins: 
It should be ascertained to which input line each inpu t 
pin is connected. This input line should then be 
specified 
file. 
when prompted whilst compiling the personalit y 
3) Output pins: 
When identifying a pin as an output, the operator is 
prompted for the relevant product line. This is the 
smallest numbered product line input to the OR gate 
connected to this output pin. This is followed by the 
number of product lines connected to this OR gate. In 
those cases where the output has an enabling product line 
(e. g • the 16L8) , care should be taken not to supply the 
product line number of this line insteada 
If the output is supplied with feedback capabilities this 
should be stated, followed by the input line to which 
this feedback line is conn ected. 
Although this may appear to be a complicated procedure, it 
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should be bo~ne in mind that it is executed only once fo~ 
any type of PAL. After this the file will be availabl e for 
process ing by Fuse Map 20. 
Figure 4.1 is a flowchart of the Pal File program. 
A listing of the PAL File program is supplied in Appendix A. 
4.2 Testing PAL File 
It is imperati v e that the personality file data must be 
correct if the Fuse Map 20 program is to prepare an accurate 
fuse map. The Test ing PAL File p~og~am has been developed to 
verify the accuracy of the personality file. 
Execution of this program reads and displays the sequential 
data file as stored during the PA L File program. The 
operator can now compare this with the PAL data as supplied 
by the manufacturer and if any errors are detected 
File program can be rerun. 
The operator is guided th~ough the program by 
prompts. Figure 4.2 is a flowchart of this program 
Appendix B is its listing. 
4.3 Fuse Map 20 
the PAL 
suitable 
whilst 
This is a relati vely complex program requiring a fair amount 
of operator intervention during execution. It also accesses 
the PAL personality file generated beforehand (as 
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/ Not Outp';J'------. 
p1n -
. 1. ____ -
Input and save : 1 
Pr-oduct line 
I --
I Input a~d save: 1 
Maximum number 
of terms 
! 
Input and save: I 
Feed back conditionl T·----J 
.-' 
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START 
of pins 
/,T __ -jInput and print : 
Input line 
at Dut-
ut pin 
F 
T 
Input and print: 
Produc t line 
Input and print: 
Max~ no of terms 
Input and print: 
Fee dback condition 
Pr in t: 
Pin function 
With F 
eed bac k >-!------------------I 
T 
Input and print: 
Input line 
Fig. 4.2 - Flowchart of Testing PAL File. 
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di sc ussed). 
The basic structure of the Fuse Map 20 program is as shown 
in figure 4.3. From this it can be seen that the program 
consists of the following modules: 
MODUL.E 
1) The PAL to be used is identified. 
2) The circuit to be realized is ldentified. 
3) The appropriate PAL personality file i s ac-
cessed and variables are assigned to the 
pins of the chip. 
4) A summary of pin variab les is displayed. 
5) The operato r inputs tile required Boolean 
expressions. 
6) '"hese expressions are transformed into a 
preliminar y "Fuse map and checked for variable 
validity and that the maximum number of terms 
possi b 1 e have not been exceeded . 1 f any of 
these test s are not satis·fied an el-ro r messag e 
is printed and a new Boolean expression i s re-
quested. 
7) The fuse map is processed for don't care con -
ditions and phantom fuses. 
8) The fuse map i s displayed . 
9) The fuse map is s~ved as a sequential fil e . 
10) A hard copy of the fuse map is printed. 
11) The program terminates. 
Some effort went into di sp la ying sufficient 
LI NE NUMBER 
10-80 
90 
340-37111 
260-33111 
380-470 
1720-2 100 
480-890 
900-1060 
1070-1180 
1190-1650 
1 660 -1 67111 
in fo rmati on 
regarding ope rator intervent ion during execution of the 
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1 ) 
2) 
3 ) 
START 
and circuit 
Input PAL file and 
designate pins 
Print summary of 
pin variables 
Pin s /"F'--___ ---1 
cor-rec 
Expressions converted 
into fuse map 
Check for val idity of 
variables 
Check for maximum 
number of ter-ms 
2 a nd 3 F 
at i s fie ;>-'-____ ..J 
T 
Fuse map processed 
for don't ca r es 
Display fuse map 
Save fuse map 
Print hardcopy 
of fuse map 
END 
Fig 4.3 - Flowchart of Fuse Map 20. 
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program. Where neccessary further details will be supplied 
when the appropriate program segment is discussed. 
4.3.1 PAL, Circuit and Pin Variables Defined 
The first step in running this program entails the 
identification of the type of PAL to be used, naming the 
circuit 
circuit. 
and designating the p ins of the PAL in 
The variables assigned to the PAL pins may be only 
c har-ac ter long, except in those cases where active 
output pins (such as the 16LB or 16R4) are named. 
this 
one 
low 
In 
such cases these outputs should be identified as active 
low (e. g . !X = NOT X) . In this manner the deduction of 
the Boolean expressions becomes easier. If this practice 
is not adhered to in circuits using internal feedback, 
problems will arise with the generation of the fuse map. 
During this program segment the PAL personality file is 
also read as shown in the following pseudo code listing. 
1. 
2. 
Dimension variable arrays. 
Do until 
2.1 
2.2 
2.3 
2.4 
2.5 
X>20 
Print X 
Inpu t: PAL pin function (A$) 
Pr in t: PAL pin function 
F$=A$ 
If Input pin then --Input pin routine 
Input line True: 2.5.1 
2.5.2 
I npu t: 
In pu t: Pin variable 
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2.5.3 Goto 2 
2.6 If Output pin then --Output pin routine 
True: 2.6.1 Input: Product line 
2.6.2 Input: Maximum number of terms 
2.6.3 In pu t: Feedback condition 
2 . 6 .4 If with feedba ck then 
True: 2.6.4 .1 In pu t: Input line 
2.6.5 Input: Pin variable 
2.6.6 Goto 2 
2.7 Pr in t: PAL pin function -- Control pin routine 
2 . B Goto 2 
3. END of r-outine 
Following this, a summary of the va riabl es as assigned, 
is displayed. If the operator should now find tl,at he i s 
not quite satisfied with his selection, the program can 
repeat the procedure and new variables may be assigned. 
4.3.2 Input and Conversion of Boolean Expressions 
The Boo l ean e x pressions supp li ed by the operator during 
execution of this program segment should conform to the 
following specifications: 
1) The normal Boolean algebraic convention of a "+" 
sign to denote an OR ope ra tion is maintained. 
2) As is accepted practice in Boolean algebra, the 
absenc e of an operational sign is assumed to denote 
an AND operation (Tocci, 19BO: 26) . 
3) An exclamation mark indicates an inversion, e.g. 
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"~A" denotes "NOT A". 
4) Some PAL outputs need an enabling term (this is 
not to be confused with an ENABLE input pin on a 
PAL) . An example where this may be required is with 
a type 16L8 PAL. 
is as follows: 
The format of such an ex pression 
X=l*AB(ACD+EFG) 
This is equivalent to the Boolean expression 
X=AB(ACD+EFG) 
where AS is the enabling term. 
Each Boolean expression is immediately converted and 
tested for validity. The first step in the 
conversion process is to identify the appropriate 
output pin and product line. The following is a 
pseudo code listing of this process. 
1. In pu t : OP$ -Input expression 
2. If OP$ <> "END" then 
True: 2.1 X=ll 
2.2 VAR$=LEFT$(OP$,l) -Identify variable 
2.3 If VAR$="!" then -Active low output 
True: 2.3.1 VAR$=LEFT$(OP$,2) 
2.3.2 AL=l 
2.4 If X>20 then 
True: 2.4.1 Print:"Undefined variable" 
2.4.2 AL=l 
2.5 If VAR$<>P$(X) then 
True: 2.5.1 X=X+l 
2.5.2 Goto 2.4 
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2.6 L=PL'l.(X) 
2.7 DUT=X 
-Identify product line 
-Identify PAL pin 
3. END of output pin routine 
The input part of the expression can now be converted. 
Figure 4.4 is a flowchart representation of this process. 
Each character is converted by identifying its inpu t 
line. Whenever a 11+" or- "(" is identified it indicates 
the end of the term and the next term is then referred to 
the next product line. A "#" sign indicates an enabling 
term. This term is realized by means of a special 
product line. 
In this manner all the expressions are read in and 
converted into a preliminary fuse map. However, no prOV1-
sion has been made for don't care fuses or phantom 
at this stage. 
4.3.3 Don't Care Fuses 
Those product lines on which ~ll the fuses are 
fuses 
blown 
assume the logical high state. During compilation of the 
preliminary fuse map the program operates in such a 
manner- as to switch all unused product lines to this 
condition. This process should however be reversed to 
the prevent these PAL outputs from being latched 
active logic condition. The following program segment is 
designed to identify 
change those fuses 
all such fuse locations 
from II to be blown" to "not 
and 
to 
to 
be 
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START 
VAR$~Next charac ter 
+ or ( T r----iAdj us t produc t 1 in e 
Print: Too 
many te rms 
T 
F 
0 0 many 
terms 
F 
~ _____ ~T( End of 
Exp. 
F 
11 ;rT ____ -IAdjust Product 
F 
T 
Output 
pin 
T 
F 
F 
Determine Input line 
and adjust fuse 
Proceed with next 
expression 
line 
Determine Input line 
a nd ad j u st fuse 
Fig. 4.4 - Flowchart of Input pin con ve rsion. 
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blown II a 
routine: 
1. 
The following is a pseudo code listing of this 
For T=O to 63 
1.1 1=-1 
1.2 1=1+1 
-Check for each product line 
1.3 If FX(I,T)=l then -Fuse not to be blown 
True: 1.3.1 Next T 
1.4 If 1 (3 1 then 
True: 1. 4.1 Goto 1.2 
1.5 For 1=0 to 31 -If all fuses to be blown 
1. 5.1 FX( I ,T)=2 -Change to not to be blown 
1.5.2 Next I 
1.6 Next T 
4.3.4 Phantom Fuses 
Phantom fuse locations are those locations where a fuse 
does not exist (Birkner and Coli, 1983: 4.3) • These 
positions have to be identified during the fuse map 
generation phase since the programmer pre-verifies these 
fuses as blown. The next routine identifies these loca-
tions and modifies the fuse map so that the pre-veri fica-
tion software is able to identify these fuses as non-
existent instead of assuming them to be blown. 
Due to the relative complexity of this process, this 
routine will be examined by means of two flowcharts. The 
identification of phantom fuses entails two basi c steps: 
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1 ) Many PALs are not supplied with the ma Xl.m um 
possible 
example 
number of input lines. The 11ZlH8 PAL 
has only 20 01 a possible maXlmunl of 
inpu t lines. This obviously creates a number 
for 
of 
phantom fuses . The first part of this routirl~ deals 
only with these phantom fuses (as shown l.n tigure 
4. :;) . 
2) ~Iany PALs are supplied with less than the 
maximum possible number of product lines . The 10H8 
PAL has for instance only 16 out of a 
maximum of 64 product lines. The second step in 
this fuse map modification process is therefore 
aimed at iden ti fy ing a I 1 tl1ese non-existent 
lines . Fig 4.6 is a flowchart of this second 
of the routine . 
4.3. 5 Display of Fuse Map 
Once the fuse map has been processed for don't cares and 
phantom 
playing 
fl oppy 
fUSE-'S, the operator has the facility 
and examining the fuse map before saving 
disk. This is a fairly straightfor-ward 
and is presented in pseudo code . 
1. Input: "Fuse map display requ .ll-ed";FM$ 
2. If "NO" then 
True; Goto 4 
3. For T =0 to 63 
3 . 1 For 1=0 to 31 
of dis-
on 
rout ine 
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3.1.1 If F'l.(I,T)=O then 
True: 3.1.1.1 Pt'""int: "_" 
3.1.2 I f F'l.( I,T)=l then 
rr-ue: 3.1.2.1 Pr-int: 11*" 
3.1.3 If F'l.(I,T)=2 then 
True: 3.1.3.1 Print: 11+" 
3.1.4 Next I 
T 
START 
X=X+2 
1=0 
L'l.(I)= X 
F 
1(20 
F 
For T=O to 63 
T X<32 
F 
END 
F'l.(X,T)=3 
F'l.( X+1,Y)=3 
Next T 
Fig. 4.5 - Flowchart of Input line modification. 
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START 
R=O 
P=20 
P=P+1 
r-__ ~T~p$(p) not 
utput 
F 
F 
Q=PLI.(P) 
S=NPI.(P) 
(Q-1»R 
T 
For X=R to (Q-1) 
R=PLI.(P)+NPI.(P) 
F P>10 
T 
For X=Q+S to 63 
END 
For y=O to 31 
Next X 
Next Y 
Next X 
Next Y 
Fig. 4.6 - Flowchart of Product line modification. 
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3.2 Print: T 
3.3 Next T 
4. END of routine 
The representation of fuse conditions in the fuse map, 
display mode and hard copy can be summarized as follows: 
COND IT I ON FUSE MAP 
o 
DISPLAY AND HARD COPY 
Blown 
Not blown 
Don't care 
Phantom fuse 
4.3.6 Save Fuse 1~lap 
Once the operator 
1 
* 
2 + 
3 (space) 
has examined the fuse map, he can 
either reject the fuse map and repeat the whole pr-oce-
dure, or he can accept it and save it on floppy disk. The 
fuse map is saved in the form of a sequential file 
will be accessed by the programming software at a 
stage. The following is a pseudo code listing of 
saving routine ~ 
1. Input: "Fuse map to be saved";FM$ 
2. If "NO" then 
True: 2.1 Goto 6 
3. Open fuse map file 
4 . For 1=0 to 31 
4.1 For T=O to 63 
4.1. 1 Print: Fi. ( I , T ) 
AA 
and 
later 
this 
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4.1.2 Next T 
4.2 Next 1 
5. Close fuse map file 
6 . END of routine. 
START 
Print: 
1 ) Circuit name 
2) Type of PAL 
3) Name of operato 
For 1=1 to 20'}-----------------, 
Exp.<> 
"END" 
Print input 
line numbers 
For T=O to 63 
END 
Print Ex-I 
pt""Ession 
1=1+1 I 
Print pin 
variable 
Next 1 
1=0 to 3~~----------~ 
Next T 
Print Fuse 
condition 
Next 1 
Fig. 4 .7 - Flowchart of printing oT fuse map. 
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4.3.7 Printing Fuse Map 
At this stage the operator can decide whether he re-
quires a hard copy of the fuse map as generated. If it is 
required, the routine as shown in figure 4.7 is executed. 
Otherwise the program terminates. This hard copy should 
be rega rded as a record of any chip programmed with this 
fuse map. Without it, it is almost impossible to deter-
mine the nature of data programmed into the PAL. 
4.4 Summary 
The fuse map generating software consists of three programs. 
1 ) "PAL File" is used to generate new PAL personality 
file s 
file. 
whenever neccessary and saves it as a sequential 
2) "Testing PAL File" is used to verify the accuracy of 
this personality file. 
3) "Fuse Map 20" is used to generate a fuse map according 
to Boolean expressions supplied by the operator. 
this process the personality file is accessed and 
During 
varia -
bles are assign ed to the pins of the PAL. This fuse map 
can be displayed on a monitor and is eventually saved on 
floppy disk. Hard copies of the fuse map can also be 
printed . This fuse map is ac cessed when the programming 
of a PAL takes place, as will be discussed in the next 
chapte r. 
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CHAPTER 5 
PROGRAMMING SOFTWARE 
The p~og~amming software consists of a main program, Program 
PAL, written in BASIC, and a number of machine code 
r'"outines. The same programming philosophy was followed in 
writing the main program as in the writing of the fuse map 
generating software. 
During programming and verification of the PAL, certain 
stringent signal parameters are to be met. In ord e r to meet 
these requirement s , some of the signals have to be generated 
by means of machine code routines due to the possible higher 
execution speed. This led to the program design as shown in 
figure 5.1 (Programrning - Subroutines overlay) with the 
machine code routines accessed from within the rnain prograrn. 
The following three points require special 
regard to the subroutines: 
1) Port extension. 
2) Memory management. 
3)Addressing modes. 
5.1 Port Extension 
attention with 
The manner 1n which the port facilities of the Comrnodore 64 
were extended is discussed in detail in chapter 6. With 
respect to the discussion of the software it shou ld however 
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be mentioned that six 8 bit ports are used in the 
programmer. These are identified and addressed as follows: 
PORT Address in Decimal Address in Hexadecimal 
OA 56840 DE08H 
08 56842 DEOAH 
1A 56848 DE10H 
18 56850 DE12H 
2A 57088 DFOOH 
28 57090 DF02H 
Addressing of these ports is done by means of the II01 and 
I/02 lines used in conjunction with address lines A3 and A4 
(Commodore 64 Programmer's Reference Manual, 1983: 336) . 
Memory-mapped input and output is used and therefore the in-
Program PAL 
Ports and Power 
Pre - verify 
Program 
Verify 
SUPPlyi 
m.c 
Security Fuses 
8AS: 8ASIC 
m.e: Machine 
code 
Fig. 5.1 - Program PAL - Subroutines overlay. 
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put and output of data in the machine code routines are 
realized using LDA (load accumulator) and STA (store accumu-
lator) instruc tions respectively (Hall, 1983: 237). PEEK and 
POKE instructions were used in 8ASIC for this purpose. 
5 . 2 Memory Management 
The main program is loaded at the default memory locat i ons. 
The fuse map file, as saved during execution of Fuse Map 20, 
is read by Program PAL and saved at locations 28672 to 30719 
(7000H to 77FFH). The machine code routines are saved from 
memory location 32768 to 33188 (8000H to 81A4H). Locations 
30720 to 30915 (7800H to 78C3H) are used as data tables and 
as a scratc h pa d by the subroutines. 
5.3 Addressing Modes 
The use of zero- page addressing was avoided in the machine 
code routines because of the switching between 
Data required by the main program, 
BASIC and 
machine code. in which 
zero-page addressing may well be used by the interpreter, 
will thus not be destroy e d during execution of the machine 
code routines, or vice versa. 
Throughout, a fairly linear program flow with uncomplicated 
modes of addressing (and a minimum of logical instructions) 
we r e adhered to. In this manner readability of the programs 
was improved even if this produced a less than optimum use 
of memory capacity - but then the Commodore 64 has mo r e than 
sufficient capacity for the purpose of the pr ogrammer. 
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5.4 Program PAL - Main Program 
The program flow of this program is as shown in figure 5.2. 
Top-down program d es ign has the des irable effect of c r ea tlng 
a p~ogram with the appearance of a level-one flow diagram, 
thus improving its readability (Koffman and Friedman, 1979: 
147) . As described in s ection 3.3 the top-down design p rin-
ciples were adhered to during the devel opment of this 
gram. The main program can be considered to consist of 
f ollowing modul es : 
MODULE 
1) Program identification 
2) Loading of programming routines 
3) Loading of data table 
LINE NUMBEfl 
10 
20-80 
90-140 
4) Initialization of ports and powe r supply 150-160 
5) Loading of fuse map 
6) Pre-verification of PAL 
7) Programming of PAL 
8) Verification of PAL 
9) Programming of security fuses 
165--375 
380- 445 
1000-1 5:50 
450-500 
510-576 
1600-3560 
580-647 
pro-
the 
A fair amount of operator intervention is requi~ed dur inc] 
execution Se lf-explanatory prompts Ildve 
been provided to enable the operator to selec t the desired 
operation, i.e. pre-vel-ify, program, verify or program secu-
rity fuses. 
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A listing of the main program, with its BASIC subroutines, 
is supplied in Appendix D. 
START 
Load programming 
~outines and data 
Ports and Power 
Supply 
Load F 
Fuse map 
T 
Load fuse 
map 
Pre-verif 
T 
Pre-verify 
Program 
T 
Program 
o 
F 
F 
Fig . 5.2 - Flowchart -
o 
F 
Verify 
Verify 
T Re-verif 
F 
Security F 
T 
TECHNIKON Progra~~~ssoftwa e. 
31 JAN 1990 
PRIVAA f SA~ 
,lIVATE GAG X20539 
BLOEMFONTEIN 9300 
END 
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5.5 Ports and Power Supply 
Immediately after power-up the three peripheral interface 
adapters (PIAs), used as port extention, have not yet been 
initialized. The programmer design is such that its power 
supply 
control 
is deactivated until it is supplied with a suitable 
signal by peripheral interface adapter P1A2. The 
PIAs and power supply must therefore be activated before the 
programmer can operate. This is then the purpose of this 
subroutine which is run automatically by the main program 
after loading the machine code routines. 
The following is a short summary of the operation of tllis 
routin e : 
1) Set ports OA to 2B to control mode. 
2) Program ports OA to 2B as output ports. 
3) Set ports OA to 2 B to data mode. 
4) Reset OA to 1B and 2B to OOH. 
5) Output 11H at port 2A to activate the power supp ly to 
5 and 11,75 volt . 
A listing of the machine language routines is supplied in 
Appendix E. 
5.6 Pre-verification of PAL 
Before programming a PAL, the operator has to verify that it 
is indeed an unprogrammed PAL which he is about to program. 
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This process is r-eferred to as "pre-verification" and en-
tails the testing of each fuse in the PAL to ensure that it 
has not been damaged betor-e prograrnrning . 11 any fuses i'l a 
PAL have been blown beforehand, it may be ~mpossible to 
realize the r equired Boolean expression witl"1 tile ch~p and it 
should be rejected . 
There may 
utilizdtion 
however be exceptions to this rule in 
of the chip may take place in more 
tl, a t 
than 
tile 
one 
step. Suppose for instance that not all the o utput s of a PAL 
have been used ini tially. The user o f the C~lLP may now 
decide, at some later stage, to expand the capabillties of 
the chip by blowing 50me additional fuses that were regarded 
as don't cares i n tile initial application. 
I twas therefore decided to pre-verify only those "fus~s 
which should not be blown in order to reallze the requl r[~d 
fuse map, irrespectlve at any previous programming. Tlus 
greatly reduced the executlon time of the pre-veri "fy 
program as well as increasing its versatility . 
The operation of this program can be summarized as follows: 
1) Set VCC at 5 volt . 
2) Raise the Output Disable (00) pin to 11,75 volt. 
3) Address each fuse in turn by applying suitable signals 
to the Input and Product Lines as well as the LR pin. 
4) Pulse the Clock pin and verify that the addressed fuse 
is indeed in the unblown condition. These levels are 
logic o for active high outputs and logic 1 for ac tive 
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low outputs (Programmable Logic Databook by Na tional 
Semiconductor, 1983: 24.24) . 1 f these levels are not 
correct, the PAL should be rejected. 
Figure 5.3 is a fi r st-level flowchart of this program. 
START 
For 1=0 to 31 
F 
END 
K<2 T 
F 
,-______ L-____ ,4 
For Product 
line=32 to 63 
Next I 
,---__ -'--_ ___;2 
For Product 
Next 1 
Fig 5.3 - Flowchart of pre-verify. 
.---___ -'--_--,3 
Next 
,--_--'-_---, S 
Next 
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5.6.1 Addressing of Input Lines 
The PAL input lines are addressed as follows: 
1 ) A combination of VHH (11,75 volt) signals are 
required . Eight different combinations are used with 
any combination serving 4 input lines (see below). 
2) Those input lines not at VHH are switched to 
either VH (5 volt) or high-impedance. 
3) The LR pin is switched to 5 volt or to high-
impedance. 
The circuit has been designed in such a manner that port 
OA switches VHH, port 08 switches VH and one bit of port 
lA the LR pin. The addressing of input lines 0 to 7 would 
therefore require the following outputs at the indicated 
ports: 
Input Line Port OA Port 08 LR Pin 
0 FEH OOH 0 
1 FEH FFH 0 
2 FEH OOH 1 
3 FEH FFH 1 
4 FDH OOH 0 
5 FDH FFH 0 
6 FDH OOH 1 
7 FDH FFH 1 
From this it is obvious that: 
© Central University of Technology, Free State
1) Port OA remains unchanged in cycles of four inpu t 
lines. 
2) Port 08 switches to OOH for the even numbered 
input lines and to FFH for the uneven numbered inpu t 
lines. 
3) LR is 0 for two input lines, 1 for the next two, 
and so an . 
A refinement of step 1 in figur-e 5.3, regarding the 
addressing of the input lines, lS as shown in figur e 5.4. 
START 
For I=O to 7~-----, 
,-_£_N_D~ Read and adjust OA 
For J=O to 3 }--------, 
Next I J even 
J(2 
Next J 
T 
Out 08,FFH 
T 
Fig. 5.4 - Flowchart - Addressing of input lines . 
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5.6.2 Addressing of Product Lines 
The product lines are addressed by port lAo At any moment 
in time 3 bits of this port are used to address a product 
line and a fourth is used to select the LR pin as 
explained in section 5.6.1. The other four bits of port 
lA are used to read the condition of the addressed fuse. 
The LR pin has been discussed in section 5.6.1 and hence 
it will not be conside~ed again~ 
Since the pre-verification routine involves both the 
reading and writing of data through port lA, the PIA 
should be initialized to facilitate this. The multi-
plexers (see section 6.5.1) are also required to function 
according to the operation of the port - MUXO as input 
and MUXl as output and vice versa. The switching of the 
MUXs are however kept to a m1n1mum by pre-verifying the 
fuses in two blocks, viz. product lines 0 to 31 for all 
input lines, followed by product lines 32 to 63 for all 
input lines. 
Figure 5.5 is a refinement of blocks 2 and 3 of 
5.3 with 
5.6.1. 
Addressing 
LR in the condition as described in 
of product lines 32 to 63 is done in 
figure 
section 
exactly 
the same manner except that A, in figure 5 . 5, loops from 
o to 14 in steps of 2. 
product 
detail. 
lines 0 to 31, 
Because of the similarity with 
these will not be discussed in 
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START 
For C=O to 3 
EN D 
For A=O to 112 
step 16 
Next C 
Fuse=Fuse+l 
0=0+1 
T use 
not to be 
blown 
F 
Fuse >T~ ______ , 
Blown 
F 
Next A 
Fig 5.5 - Addressing of Product lines 0 to 31. 
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5.6.3 Verification of Fuse Condition 
The logic lE>vel of an addressed fuse depends on its 
condition and the activE> logic level of the PAL. This can 
be summarized as follows: 
Fuse Condition Active High Active Low 
Unblown Logic 0 Logic 1 
Blown logic 1 Logic 0 
Considering this, a logical refinement of the "fuse 
blown?!' decision in figure 5.5 is given figure 5.6. 
Variable F 
through port 
is assumed to be thE> fUSE> condition as 
lA and RS is either an H,L or R. 
START 
FO 
AND 
R$;:::"H" 
F 
END 
T 
T 
Print: RejE>ct 
Fig 5.6 - Verify fuse as unblown. 
read 
An H 
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indicates a PAL with a n act i ve high output, whlle an L or 
R indi cates a d evice wi t h a n acti ve low output. 
5 . 7 Programming o f PAL 
5l.nee the following two timing parameter s could no t be 
in BASIC , the program routine is in machine code . 
lOP MAX ---- 50 microsecond 
TC CP MAX -- 60 microsecond 
{net 
The "Supermon64.Vll1 assem bler program was used to develop 
the programming software. 
chart of this rout ine. 
Figure 5. 7 is a first- level flow-
A data table is created at memory locations 7800H to 7881'"H 
to be used by the programming su b rout ine. Thi s data table 
consi sts of the followi ng: 
MEI10RY LOCAT I ON 
7800H-781f-H 
7820H-783FH 
7840H-785FH 
7860H-787FH 
7880H-789FH 
78A0H-7 8BFH 
PURPOSE 
Sel ec t VHH on Input lines . 
Selec t VH on Input lines. 
Selec t A0 -A 2 on Product lines 0 Lo S1 . 
Se l ec t A0- A2 on Product ILnes 32 to 63 . 
Select program pulse ( Product li ne < 32) 
Select program pulse (Product ILne > 3 1). 
5.7.1 Addressing of Inpu t Lines 
The input line loop in f ig u re 5.7 can be retined to 
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( STA~ 
Set ports OA to 
2B as outputs 
[Adjust MUXSJ 
j 
/For Input line }-____ ---, 
\ 0 to 31 / 
I Re set 00 I 
END 
(
For Product \}-____ ---, 
line 0 to 63 
Next Adjust LR 
pin data 
r-__ ~F-<~>T~ __ ~ 
ine <3 
Adjust CLK 
and OD 
j 
Adjust A 
and LR 
Adjust Inpu t 
lines 
Blow fuse 
j 
Adjust A 
and LR 
Reset Input 
lines 
Next 
Adjust CLK 
and OD 
Fig 5.7 - Fl owchart of program routine 
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figure 5.8. Inde x register X is used as pointer to iden-
tify the input line being a9dressed. In this manner 
indexed addressing could be used (Bayley, 1984 : 107) . 
Location 78C1H is initially loaded with 1FH, and is 
decreased as each input line is completed. The control of 
the LR pin will be discussed in section 5.7.2. 
START 
LDA #lFH 
STA $78C1 
LDX #OOH 
LDA $7800,X 
OUT at OA 
LDA $7820,X 
Out at OB 
Address Product lines 
and program fuses 
Incre ment X 
[Decrement $ 78C1 1 
Posit i ve T 
F 
END 
Fig. 5.8 - Flowchart of addressing of input lines. 
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5.7 . 2 Addressing of Product lines and Adjusting lR 
A sim ilar ap~roach has been used in developing the 
duct 11ne addressi ng loop t o that follow ed with the 1nput 
lin es . In thi s casE' memory location 78C0H is used 111 
conjunction with the Y in d ex register as pointer . 
Due to the mu lt1purpose operation of some PAL pl.n s 
especially the ClK and 00 pins - special care was taken 
in designing this program seg ment. The functiort of these 
two pins change around after product line 31 . At the same 
time the l R pin switches fro m pin 12 t o 1 9 - requl.r.lng 
1ZI 1H instead of 81Z1H on port 1 A when ever the pin 1 S to be 
at VH~I. Figure 5 . 9 shows a reflnement of the pl-oduct Ilne 
addressing. 
5 . 7 . 3 Control of Output Disable and Clock P1ns 
The manner i n Wfli c h tile program controls the 00 dnd eLK 
pins is closely related to the addressing of the produc t 
lines (as di s cLJssed ~n sec tion 5 . 7 . 2). The y lndex 
register l S with the addressing of each 
succeSSlve product line, whilst the contents at memory 
location 78CIZIH i~ decreased from its inlLial settlng of 
3Ft-! . 
During each product line loop tIle c ontents of locatlon 
78CIZIH is compared w1th t hat of the Y inde x register . The 
contents of 7BCIZIH is larger than that of the y index 
register for product lines 0 to 31, but far product lines 
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START 
LDA #3FH 
STA $78CO 
LDY #OOH 
Reg ~>T"'--__ -, 
$78CO 
Push Accu-
Reg A= F 
$78C2 
Adjust 
Bi t 1 0 F >-'-----, 
Reg X= 
T 
Pull Reg A 
Reg A=(Carry flag) 
OR($7840+Y) 
o 
o 
Program fuse 
Reset lA to OOH 
Inc rement Y 
Decrement $78CO 
"-
T $78CO)O 
F 
( END ) 
Fig. 5.9 - Adressing product lines and adjusting LR. 
, " 
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32 to 63 the contents of location 78CO is smaller than 
that of the Y register. This condition is tested for, and 
is used to control the LR bit of port lA - this bit also 
changes after product line 31 - as well as to control the 
OD and CL K pins of the PAL. 
For product lines 0 to 31 pin 1 is at VHH and pin 11 at 0 
volt. For the other product lines these condltions re-
verse and pin 11 becomes VHH and pin 1 ground potential. 
Figure 5.10 illustrates the control of the OD and CLK 
pins. 
5.7.4 Programming of Fuses 
Sections 5.7.1 to 5.7.3 dealt with the addressing of a 
fuse . It should however be ascertained from the fuse map 
whether the fuse has to be blown or not. 
blowing of the fuse entails its addressing, 
r-__ -'-F< Prod. 1 n >T-'-__ --, 
(32 
The actual 
switching of 
Set pin 1 to VHH Set pin 11 to VHH 
Set pin 11 to OV Set pin 1 to OV 
(~_E_N_D __ ) 
Fig 5.10 - Control of OD and Clk pins. 
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the PAL supply voltage, VCC, to 11,75 volt and the 
pulsing of an output pin - controlled by port 1A - to 
11,75 volt. 
The fuse map is compiled in such a way that those fuses 
which are to be blown are identified by a 0 in 
appropriate memory locations. This feature is used 
determine whether an addressed fuse should be blown 
not. Figure 5.11 illustrates this process and 
generation of the programming pul se . 
the 
to 
or 
the 
The programming pulse is read from the data table using 
indexed addressing. The data is then ORed with the pro-
duct line address as pushed onto the stack at an earlier 
stage. 
The above routine resulted in a programming waveform a s 
in figure 5.12. The timing notes are given in microse-
conds relative to the leading edge of the program pulse. 
The resultant waveform is well within the specified pro-
gramming parameters for PALs manufacture d by Monolithic 
Memories (Birkner and Coli, 1983: 3.20) . PALs manufac-
tured by National Semiconductor have similar programming 
characteristics (Programmable Logic Databoo k by National 
Semiconductor, 1983: 24.24) and can also be programmed 
with these signals. 
5.8 Verification of Programmed PAL 
Once the PAL has been programmed, it should be verified that 
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OD 
-112 
START 
Read fuse condi-
tion from fuse map 
T Should 
r------'< not blow 
Set vee to 11,75V 
Pull Product line 
address 
Maintain f~ 
mi c rosecon_?--=-~I 
Reset output pin 
Reset vee to 5V 
END 
Fig. 5.11 - Program fuse. 
85 
eLK ~ ______________________ ~r 
-106 91 
A ______ ...l 
-61 35 
I _______ ....J 
-50 43 
vee _________ --' 
-12 26 
O __________ ~ 
o 20 
Fig. 5.12 - Programming waveforms. 
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all the ~equi~ed fuses have in fact been blown successfully. 
The ~outine fo~ this is in BASIC, since n o critical timing 
pa~amete~s need to be met. 
The ve~ification ~outine is vi~tually identical to that of 
pre-verification, with only mino~ diffe~ences. Ve~ification 
can take place at diffe~ent values of supply vol tage . Fo~ 
this reason the ope~ato~ is p~ompted to specify the 
p~efe~~ed verification voltage. The voltage specified is 
~efe~~ed to a va~iable, PV$, acco~ding to which the power 
supply is adjusted by port 2A. The following pseudo code 
listing illust~ates this concept: 
1. Print: "Select verifi cation voltage'! 
2. Print: "First verific ation pass ... 5V . .. 1" 
3. P~int: "High voltage ve~ify ..... 5,5V ... 2" 
4. P~int: "Low voltage ve~ify ...... 4.5V ... 3 " 
5. Print: "Select 1, 2 or- 3 11 
6. Get: VV 
7. If VV= 1 then 
T~ue: 7.1 PV$="FV" 
B. If VV=2 then 
T~ue: 8.1 PV$="HV" 
9. If VV=3 then 
T~ue: 9.1 PV$="LV" 
10. Gosub Ve~ify 
11. Input "Fu~the~ ve~ification t o take place?";P$ 
12. If YES then 
T~ue: 12.1 Goto 1 
13. END of ve~ification. 
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During verification fuses are verified to be blown whereas 
in pre-verification they are verified as not blown. This has 
the effect of inverting the logic level of the ver-ifi e d 
fuses as compared to pre-verification (see section 5.6.3 for 
the relevant log ic levels) and therefore the Pass/Fail logic 
of this routine is different from that o f pre-verification. 
One aspect in which verification differs considerably "from 
pre-verification, is in what happens when a fuse fails to 
verify correctly. Should this occur during t he first verifi -
cation pass at 5 volt, a nother attempt is made to blow the 
fuse. In this manner two more attempts can be made at 
blowing the fuse before it is rejected as a faulty compo-
nent. If howev e r, a fuse verifies at 5 volt but not at 4,5 
or 5,5 volt, it shou ld also be rejected (Birkner and Coli, 
1983: 3.19 and 3.20). 
Figure 5.13 shows the program flow in these cases. In f ac t 
two such routines were developed, one for product lines 0 to 
31 and another for product lines 32 to 63. This duplication 
was decided upon due to the changes in pin functions as 
described in section 5.7.3. 
The reprogram cycle , given in figure 5.13, is executed in 
BASIC with the exception of the generation of the actual 
programming pulse. Due to the short duration of this pulse 
it has to be generated with machine code. Figure 5.14 illus-
trates the program flow during this process. Variable G 
figure 5.14 is the data required on port 1A by the LR and AO 
to A2 pins. 
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Du ... ing ve ... ification fuses a ... e ve ... ified to be blown whereas 
in p ... e-ve ... ification they a ... e ve ... ified as not blown. This has 
the effect of inve ... ting the logic level of verified 
fuses as compa ... ed to p ... e-ve ... ification (see section 5.6.3 for 
the ... elevan t logic levels) and the ... efo ... e the Pass/Fail logic 
of this ... outine is different f ... om that of pre-verification. 
One aspect in which ve ... ification diffe ... s conside ... ably 'from 
pre-verification, is in what happens when a fuse fails to 
ve ... ify co ...... ectly. Should this occu'" du ... ing the fir s t ve ... ifi-
cation pass at 5 volt, anot he ... attempt is made to blow the 
fuse. In this manner two more attempts can be made at 
blowing the fuse befo ... e it is ... ejected as a faulty compo -
nent. If however, a fuse ve ... ifies at 5 volt but no t at 4,5 
or 5,5 v olt, it should also be rejected (Bi ... kner and Coli, 
19B3: 3.19 and 3.20). 
Figu ... e 5.13 shows the p ... og ... am flow in these cases. In f ac t 
two such routines were developed, one for product lines 0 to 
31 and anothe ... fo ... p ... oduct lines 32 to 63. This duplication 
was decided upon due to the changes in pin functions as 
described in section 5.7.3. 
The ... ep ... og ... am cycle, given in figure 5.13, is executed in 
BASIC with the exception of the gene ... ation of the actual 
p ... og ... amming pulse. Due to the sho ... t du ... ation of this pulse 
it has to be gene ... ated with machine code. Figu ... e 5.14 illus-
t ... ates the p ... og ... am flow du ... ing this p ... ocess. Va ... iable G in 
figu ... e 5.14 is the data ... equi ... ed on port lA by the LR and AO 
to A2 pins. 
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Fig. 
START 
.-__ F,-< Fails ver-1 
f icatio 
T 
T P V$ <> "FV" ')-!---------, 
" 
F 
RP >2 
Re-ver-ify 
L.._T~- ails ver-i-
ication 
F 
T 
END of Repr-ogr-am 
Pr-int: "Reject PAL" 
5.13 Addr-ess fuse for- reprogramming 
verification. 
dur-ing 
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5.9 Security Fuses 
Once the operator is ce r tain that the PAL verifies 
correctly according to the fuse ma p , the s ecurity fuses can 
be prog rammed. Programming these would disable the 
verification logic of the chip. 
( START 
I 
Reset ports OA 
to lA to OOH 
! 
Set MUXO and MUXl 
as outputs 
! 
Set eLK to OV 
(00 is at VHH) 
1 
Set port l A as 
ou tput port 
! 
Address input 
li nes 
1 
OUT lA,G 
! 
vee to 11,75V 
1 
Pulse o pin for 
20 microseconds 
! 
Reset vee to 5V 
1 
END 
Fig. 5.14 - Reprogram fuse during verification. 
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Due to the signal tim ing parameters, which could not be met 
with BASIC, this is also a machine code routine saved at 
memory location B161H to B171H. This routine involves 5wit-
ching pins 1 and 11 to 18,5 volt for a duration of 40 
microseconds with the PAL supply voltage at 6 vol t. This 
process is repeated four times a f tel" which the program 
terminates. 
5.10 Summary 
The Program PAL software reads the fuse map generated 
Fuse Map 20 and the machine code routines which form 
of the programming software. During execution thereof 
by 
part 
the 
operator 
prompts. 
is guided through the program with suitable 
In this manner he can use the programmer to 
verify, program, verify or to blow the security fuses. 
The program execution speed is rather slow because 
software is primarily in 8ASIC - on a machine with a 
pre -
the 
clock 
frequency of only 1 megahertz. By contrast, the programming 
phase, which is in machine code, is very fast. 
Appendix D is a listing of the main program with 
subr-outines, while appendix E is an assembly language 
its 
li s-
ting of the machine code routines. No comments or labels are 
supplied with this listing since the assembler program used 
makes no provision for these. 
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CHAPTER 6 
PAL PROGRAMMER HARDWARE 
The programming system consists of a Commodore 64 computer 
and a programmer. The block diagram of the programmer is 
given in figure 6.1. Appendix F gives the circuit diagram of 
the programmer. 
6.1 Block Diagram 
The programmer is connected to the computer via the 
This expansion connector on the back of the Commodore 64 . 
a 44 pin female connector, a small printed circuit being 
board adaptor and a flat ribbon cable connects the computer 
with the actual programmer. 
6.1.1 Peripheral I n terface Adapters 
Three 6821 PIAs are used as interface between computer 
and programmer. The functions of these PIAs are 
summarized in table 6.1 (PAL pins and port connectors) 
and table 6.2 (Control of power supply). 
The PIAs are identified as PIAO, PIAl and PIA2 and 
addressed as described in section 4.1. Although ten port 
bits are not connected, it was impossible to decrease the 
number of PIAs to two. 
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VHH VH j 1 
Voltage vr Select 2 
A3 AO-7 
101 
.-
Voltage 
I-PIAO !Select 1 
.-
BO-7 
l- 1 ( " \ 
10 1 
VHH PAL 
1 1 1 20 
r ~
Voltage 
Select 3 
Level Voltage 
Shifter '---- Selec t 5 
BO-2 
L I-
]L0-7 PIAl 
A4 
AO-7 
MUX Voltag e 
Select 4 
B3-4 J vL 
AO-3 
L. 
P1A2 BO 2 
102 
A4 
I 
A5 
I VDD r-VH +11,75V VHH / VP 
+5V +18,5V 
Transfol"mer, 
220V Rectifier and 
Filter 
Fig. 6.1 - Block Diagram of PAL programmer. 
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6.1.2 Voltage Select 1 to 5 
The vo ltages connected to the PAL p i n s depends upon the 
function of these pins during programming, and must be 
carefull y controlled. At any moment in time, the power 
supply produces a range of voltages, which are conn ected 
to the vo l tage select circuits. In this manner a vol t age 
Table 6 . 1 - PAL pins a nd port connections 
PAL pin Function VHH(11,75V) VH(5V) Ground f"Ji s cellaneous 
1 OD/CLK 280 28 1 282 
2 10 OAO 080 
3 11 OAl 081 
4 12 OA2 082 
5 13 OA3 083 
6 14 OA4 084 
7 15 OA5 085 
8 16 OA6 086 
9 17 OA7 087 
1 0 PAL ground pin 
11 CL K/OD 180 181 182 
12 LR /03 lA 7 283 - MUX 1 
(0 - Inpu t) 
13 A2/02 lA6 ( 1 - Ou tpu t) 
(pins 12-15) 
14 A1 / 01 lA5 
15 AO/OO lA4 
16 03/A2 1A3 284 - MUX1 
(0 - In pu t ) 
17 02/A1 1A2 ( 1 - Ou tpu t) 
( pins 16-1 9) 
18 01lAO 1A1 
19 OO / LR l AO 
20 PAL su ppl y vo l tage (as i n table 6.2) 
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select circuit can for instance be supplied with VHH and 
VH. 
One of these voltuges is selected by the voltage se 1 ec t 
circuit to be applied to the PAL pin accordin g to the 
logic levels applied to the circuit by the appropriate 
PIA outputs. 
6.2 Power Supply 
The power supply may be regarded as conslsting of four major 
sections . Each of the s e sections wi ll be corlsidered in some 
detai I. 
The power supply has been de s igned i n such a way tha t it s 
outputs are di sa bled during power up. This is done to pre-
ve rl t voltages, whicll may have disasterous effects on the PAL 
to be programmed, from being applied to it during power-up. 
This disabling is achieved by bit 2A5 of PIA2 biasing a 
transisto r on and pulling the control pins of the regulators 
low. As is obvious from table 6.2, this condition is then 
reversed, and the power supply activated, by a logic IZl on 
bit 2A5 (see section 5.5 and the programmer circuit dla-
gram) . 
6.2.1 '-ransformer, Rectifier and Filter 
A 220 volt to 15 volt step-down transformer supplies a 
rect i fier bridge. The fullwave rectified output of the 
bridge is smoothed with a 681Zl1Zl microfarad, 25 volt, 
" 
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, 
capacitora 
6.2.2 VDD/V 
The integrated circuits fo~ming part of the programmer is 
supplied with 5 volt. The VH voltage required on some 
PAL pins during programming should also be approximately 
5 vo I t (log i c 1). 
A 317T voltage regulator is used as regulating element, 
with a 2,2 kilo-ohm preset potentiometer, 
bration purposes. 
VR8, for cali-
6.2.3 VHH/V P 
During programming, a voltage of 11,75 volt, referred to 
as VHH, is required on some pins of the PAL. During 
programming of the security fuses, this voltage is refer-
red to as VP, and is increased to 18,5 volt (on pins 1 
and 11). These voltages are supplied by a seperate sec-
tion of the power supply. 
Table 6.2 - Control of power supply 
Port pin Output voltage 
2A5 2A4 2A3 2A2 2Al 2AO VHH/VP PAL VCC 
1 X X X X X Off Off 
D 0 0 0 0 0 0 18,5 11,75 
A 0 1 0 0 0 1 11,75 5 
T 0 1 0 0 1 0 11,75 5,5 
A 0 1 0 1 0 0 11,;;5 4,5 
0 1 1 0 0 0 11,75 6 
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The output voltage is controlled, as shown in table 6.2, 
by bit 2A4 of PIA2. With an 18,5 volt output, two preset 
potentiometers (VR5 and VR6 on the circuit diagram) are 
connected series between the control pin of a 317T 
regulator and ground. One of the potentiometers (VR5) is 
shorted by a transistor with a forward bias when the 
output voltage must be decreased to 11,75 volt. 
6.2.4 PAL Supply Voltage 
As is obvious from table 6.2, the voltage appli e d to pin 
20 of 
11,75 
the PAL should be controllable between 4,5 
volt in a number of steps. These voltages 
obtained as follows: 
and 
are 
A 4,7 kilo-ohm preset potentiometer (VR7) is connected 
between the control pin of a 317T regulator and ground. 
Four other preset potentiometers (VR1 to VR4), each in 
series with a transistor, are connected in parallel with 
this. 
With 
The transistors are controlled by bits 2AO to 2A3. 
all transistors off, a relatively high resistance 
between the control pin and ground results in a high 
output voltage, adjustab le to 11,75 volt. By selectively 
switching on different transistors, the required voltages 
can be obtained. 
6.3 Output Disable (00) and Clock Pins 
These pins are controlled by numbers 1 and 3 voltage select 
circuits in figure 6.1. From table 6.1 it is obvious that 
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in addition to VH and VHH, these pins are also to be 
grounded. 
Each of these pins is provided with a circuit a s s hown in 
figure 6.2. 
During normal operation, either Ql and Q2, or Q3 and Q4, or 
Q5 will be biased on. With 01 and 02 on, it is effectively 
connected to VHH. If both combinations are switched on 
simultaneously, a reverse biased diode, Dl, prevents VHH 
from being connected to the collector of 04, possibly 
damaging the transistor. 
Q5 should never be biased on simultaneously with any of the 
other combinations, s ince this would cause a virtual 
circuit between VH or VHH and ground. 
~ 
,-l-
T 
02 Ot. 
280 "-,.01 03 ~ 701 '-' 
281 \ 
282 ~O5 
I 
short 
VHH 
VH 
Fig. 6.2 - Circuit diagram of OD/CLK pins (no's 1 and 11) . 
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One other possibility may also arise: At times the 
should be kept at a logic zero level (which is not to 
confused with the virtual 0 volts, as controlled by 05) 
pin 
be 
A 
pull-down resistor- is shown in figure 6 . 2 between the PAL 
pin and ground. The value of this resistor is such that the 
voltdrop across it (with no other input voltage activated), 
at the maximum low-level input current of 0,25 milliampere, 
is significantly below the maximum low-level input voltage 
of 0,8 volt (PAL Handbook by Monolithic Memories, 1983: 
3.12) . 
6.4 Input Lines (Voltage Select 2) 
The input lines are addressed during programming by means of 
pins 2 to 9 - as well as the LR pin (pin 12 or 19, depending 
on the product line), which is discussed in section 6.5. 
These pins should be connected to a combination of VHH, VH 
and 
for 
VL (logic 0). This is achieved by eight circuits (one 
each pin) similar to that shown in figure 6.3. The 
relationship between port output and voltage applied to the 
PAL pin can be summarized as follows: 
Port OA Port 08 Voltage on pin 
° 
0 VL 
0 1 VH 
1 0 VHH 
1 1 VHH 
The operation of the circuit is exactly the same as tha t of 
the circuit discussed in section 6.3, with the exception 
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that these pins are never pulled down to zero vo lts . 
6.5 Product Lines and L/R Pin (pins 12 to 19) 
PAL pins 12 to 19 are used to address the product lines and 
the L/R pin. Any of these pins may be switched to either 
11,75 volt, or to a high-impedance during programming. The 
high-impedance referred to is a vol tage source of 5 volt, 
connected through a 10 kilo-ohm resistor (Programmable Logic 
Databook by National Semiconductor Corporation, 1983; 
24.24). 
Data is read from these pins during verification. For this 
reason it is preferable that the pins should also be entire-
ly disconnected from any of these voltages. 
Eight circuits, similar to the one given in Figure 6.4, are 
used to control these pins - the only difference being that 
only two transistors, and not eight, are used to disconnect 
the pins from the high-impedance - e.g. 10 kilo-ohm to 5V 
,------,------------------VHH 
,-------,---- VH 
ot. 
OBO--C==tj--+----1 
Fig. 6.3 - Control of input lines (pins 2 to 9). 
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(8irkner and Coli, 1983: 3. 22) . Transistor Q51 disconnects 
pins 12 to 15, and Q52 pins 15 to 19 (see Appendi x F). 
6.5.1 Multiplexers 
As mentioned previously, port lA is used to read data 
regarding the condition of the PAL fuses during the 
verification routine. This reading is done by means of 
eight MUXs, connected as shown in figure 6.4, controlled 
by bits 283 and 284 of port 28. The control of the MUXs 
are as specified in table 6.1. The programmer is pro-
vided with four 4053 CMOS multiplexer chips for this 
purpose. 
6.5.2 Level Shifter 
During programming, a voltage of 11,75 volt may appear on 
the PAL pin, and would therefore be applied to the MUX. 
Since the voltage on the MUX input may not exceed the 
chip supply voltage of 5 volt by such a large margin, 
r VHH 
+5V 
02 03 
lAO H ~Ol 1 15 1, 0:';3 
h 2~ l ~ ~ r 10 ~ l 
7-19 
16 
2BL. 
'T 
Fig. 6 .4 - Control of product lines and L/R pin (pins 12-19) 
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a level shifter is inserted between the PAL pin and the 
MUX. This device limits the input voltage of the MUX to 
a maximum of 5 volt. The programmer is provided with two 
4050 CMOS chips for this purpose. 
6.6 Programmer Construction 
The programmer consists basically of one printed circuit 
board. Another PC board is used, as described in section 
to connect the computer and programmer. Yet another 6.1, 
small printed circuit boa r d is connected to the main board 
by means of a flat ribbon cable, and is provided with a 20 
pin DIP socket. The PAL to be prog r ammed is inserted into 
this socket. 
The printed circuit layout was designed with Uranga PCB" 
and plotted with a Sekonic SPL 410 plotter. 
6 . 7 Summary 
The eventual cost of the programmer was a determining factor 
in the selection of components to be used in the 
This, for instance, is the reason why common, 
design. 
discrete 
transistors were used rather than transistor arrays. A 
consider-able saving was realized with this approach 
fact more than half of the total component cost. Using 
discrete components in the programmer design, however, re-
sulted in a relatively large printed circuit board - but not 
prohibitively so. 
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A very similar transistor arrangement, with the folloOling 
characteristics, 
cil"""cuit: 
is used as part of every voltage select 
1 ) Voltage gain achieved without a phase change between 
input and output. 
2) A very low saturation voltage at fairly high currents 
is achieved. 
Because the basic design meet these requirements exceptio-
nally well, it was decided to use it throughout the program-
mer - even if other less complicated circuits may have 
sufficed. 
Certain advantages may have been derived from developing an 
intelligent programmer, rather than using the computer to 
control the actual programming process. This would however, 
have resulted ~n a more complex, and certainly more 
expensive, design. 
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CH(~PTER 7 
Evaluation of Programmer 
The evaluation of the performance of an e lectronic system 
such as the PAL programmer can be a very complicated pro-
the cess. This is especially true in this case since all 
nodes of a programmed PAL cannot be reached to determine the 
exact effect that the programming operation had on the chip. 
Such an evaluation would in any case be far beyond the aim 
of the project. The important programmer performance crite-
ria with respect to the project - which had to be considered 
- are the following: 
1) Is the fuse map an exact realization of the Boolean 
expressions supplied during execution of Fuse Map 20? 
2) Is 
This 
fuse 
could be veri fied by checking a number o 't 
maps by hand and by verifying the operation 
of a number of circuits programmed with these fuse 
maps. 
the basic circuit operation under stat i c and 
dynamic conditions as required? 
3) Is 
Programs were developed to check the voltage 
levels and reaction times of the differ"ent circuit 
elements. 
the fuse addressing and programming according to 
specifications? 
--- This was checked in two ways. A logic analyser was 
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used to verify the addressing of the fuses, and a 
number of PALs were pr"'ogrammed successfully. This 
should be sufficient proof of the programmer 's ope-
ration. 
The rest of the chapter deals with two such circuits which 
were realized with the programmer as developed. 
CIRCUIT 
Full adder 
Decade counter 
PAL 
14H4 
16R8 
Section 7.1 describes the design of the full adder 
and section 7.2 that of the decade counter . 
7.1 Full Adder 
The design of the full adder can be considered with 
circuit 
respect 
to a truth table of the circuit (see table 7.1). The fol-
lowing variables and pin functions were decided upon: 
VARIABLE 110 FUNCTION PIN NUMBER 
A Input Bit A 1 
B Input Bit B 2 
C Input Carry In 3 
X Output Sum 17 
y Output Carry Out 15 
The following two Boolean expressions, written in the form 
of sum-of-products, can be derived from the truth table. The 
format of the expressions, as referred to in this chapter, 
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Table 7.1 - Truth table off full adder 
Input Output 
A B C X Y 
0 0 0 0 0 
0 0 1 1 0 !A!BC 
0 1 0 1 0 !AB!C 
0 1 1 0 1 'ABC 
1 0 0 1 0 A'B!C 
1 0 1 0 1 A'BC 
1 1 0 0 1 AB ' C 
1 1 1 1 1 ABC 
is as required by the Fuse Map 20 program). The expressions 
were not simplified since no real advantage would have 
resulted from any simplification (see also chapter 2). 
Sum; 
Carry; 
X=!A!C+!AB!C+A'B!C+ABC 
Y='ABC+A!BC+AB'C+ABC 
Figure 7.1 shows the hard copy output of the Fuse Map 20 
program. From this the variables as defined above can be 
checked and even the Boolean terms as such can be verified 
before a PAL is programmed according to t he fuse map . 
The operation of the circuit proved to be as predicted by 
the truth table. 
7.2 Decade Counter 
The count table of the decade counter is used in the design 
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Fig. 7.1 - Hardcopy of full adder fuse map (continued on 
next page). 
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Fig. 7 .1 (continued) - Hardcopy of full adder 
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of the ci ... cuit. Upon powe ... -up the initial state ot the 
output ... egiste ... s a ... e unknown - and uncont ... ollable. This may 
fo ... ce the counte ... into an "illegal" state (such as 11 0 1 in 
bina ... y) . This eventuality was taken into conside ... ation 
du ... ing the design of the counte ... in that the counte... is 
fo ... ced to a count of ze ... o by the fi ... st clock pulse it an 
illegal state should occu ... (Vafai, 1983: 8.81). 
Table 7.2 is the count table of a decade counte .... The table 
includes the ... equi ... ed bina ... y outputs and inve ... sion o f the 
outputs, f ... om which the data ... equi ... ed on the data inputs of 
the flip-flops a ... e de ... ived, as well as the data. 
This ... athe ... complicated p ... ocedure is necessa ... y because the 
16R8 PAL is an active low output device, which is used as 
an active high in this application. F ... om the count table, as 
shawn in table 7.2, the ... elevant Ka ... naugh maps, can be 
drawn 6 
The Boolean e xpressions were encoded by excution of the Fuse 
Map 20 p ... og ... am. A PAL was p ... og ... ammed acco ... ding to these and 
Table 7.2 - Count table of decade counter. 
!W !X !y !Z W X Y Z OW OX DY DZ 
0 0 0 0 1 1 1 1 1 1 1 0 
0 0 0 1 1 1 1 0 1 1 0 1 
0 0 1 0 1 1 0 1 1 1 0 0 
0 0 1 1 1 1 0 0 1 0 1 1 
0 1 0 0 1 0 1 1 1 0 1 0 
0 1 0 1 1 0 1 0 1 0 0 1 
0 1 1 0 1 0 0 1 1 0 0 0 
0 1 1 1 1 0 0 0 0 1 1 1 
1 0 0 0 0 1 1 1 0 1 1 0 
1 0 0 1 0 1 1 0 0 1 0 1 
1 0 1 0 0 1 0 1 1 1 1 1 
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WX WX 
Y Z 00 01 11 10 YZ 00 01 11 10 
00 1 1 1 0 00 1 1 0 1 
01 1 1 1 1 01 1 1 1 0 
11 1 0 1 1 11 1 1 1 0 
10 1 1 1 1 11 1 1 1 0 
'W=WX+!W!X+!W!Y+WZ+Y!Z !X=!W+XZ+XY+!X'Y'Z 
WX WX 
YZ 00 01 11 10 YZ 00 01 11 10 
00 1 1 1 1 00 1 1 1 1 
01 1 1 0 0 01 1 1 0 0 
11 1 1 1 1 11 1 0 0 0 
10 1 1 0 0 10 1 1 1 1 
~Y=~W+~Y!Z+YZ ! Z=! Z+! W! Y+! l.-<J! X 
Fig. 7.2 - Karnaugh maps - decade counter. 
its oper-ation proved to be satisfactory. Figure 7.3 is a 
hard copy of the decade counter as discussed. 
7.3 Summary 
The fuse map generating software was evaluated to a cons ide-
rable extent during the program development cycle. However, 
no evaluation of the programming software would be complete 
without the actual programming of a number of PALs. This 
also substantiates the accuracy of the fuse map generating 
software. 
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i ! I I i I I I I I ! I I I I I I I I I I I I I I I I I I I I I 1:, 
824 680 2 4 6 8 0 2 4 6 8 0 
--t----------------------------- 16 
-----~----t---t----------------- 17 
-----------t---t---------------- lR 
I! 111111 III I I I 1111 I I I II I I I II I I I I 19 
! 11111111111111111111111111111 II 20 
I ! I I I I I I I I I I I I I I I I I I ! I I I I I I I I I ! I 21 
I ! I I I I I I I I I I I I I I I I I I I I I I I I I I I I I ~ 22 
I I II I 1111111 I 1111 111111 I I I II I I I I 23 
--------------t----------------- 24 
--I-------t--------------------- 25 
--+---t------------------------- 26 
I! II III I 1111 I I I I I II I I I I I I I I III I I 27 
I I I I I III I II II I I I II I I I II I I I I I I I I I 28 
I I ! I II III II I I I I I I I I I I I I II I I I I I t+ 29. 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I :':<I::J 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 31 
Fig. 7.3 - Hardcopy of decade counter fuse map (continued 
overleaf). 
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024 6 802 4 6 S 0 2 4 688 
+++H-t i ! I I I i 1+1-1 I ! I I H I I I I I I I I I! 32 
I I I I I t i ! I I I I I I I I I ! I I ~ I I I I I I I I I 1+ 33 
++IIII! 11111 I! I III i II I II II I II I II ::::4 
+H IIIIIII! III i II: 11111 III! 11111 c::, 
I ! I I I I I I I I I I I I I I I II I I I I I I I I I I I I I ::::;:, 
II I II 1111 I II I I I III I I I I I I I I I I I I I I 37 
1 ! I I I I I I I I I I I I I I I ! ! 1 ! I I I ! I I I I I I I 3::: 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I :;:5-
I I I I I I I ! I I I I I I I I I I I I I I I I I I I I I I I I 4(' 
I I I I ! I ! iii I I I I I I I I I I i I I I I I I I I I I I 41 
II I III I ! I I I II I I I I I I I I I I I II I I I I I I 42 
I I I ! I Ii! I ! I II ! I I II I I I I II I I I I I I I I 4:::: 
: ! I I I I III! I ! I I I II I ! I I I I I I I I I I I ! I 44 
I! I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 4:, 
! I ! I I I I I I ! I I I ! I I I I ! I I I I I I I I I I I I I 4t, 
I! II I I ! II I I I I ! I I I I I I I I I I I I I I ! I ! I 47 
8 2 4 6 8 0 2 4 6 8 0 2 4 6 ~: 0 
I ! I I I I I I I I I ! I I I I I I I I I I I I I I i I I I I I 4::: 
I I I ! I I I ! I ! ! I I I ! I I I I ! I I I I I I I I I I 1+ 49 
I I I ! I I I I I I I I I I I I ! ! I I i I I I I I I I I I I I :,.=, 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I ! I I I 51 
II I I I II ! I I II I I I I II I I I I I I I I I ! I I I I 52 
I II I I III I II I I I II I I 1111 I I I I I I I I I I :':::: 
+++-1+1 I I I 1 I I I I I 1 I 1 I I I I I I I I I I I I I I 54 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I :,':' 
II II I I I I i I I I I ! I I I I I II I I II I I I I I I I 56 
III I I1111 I II I I I I I I I I I I I II I I I II I I 57 
I I I I I I I I I I I I I I I I I ! I I I I I I I I I I I I I I 5::: 
I! I I I I III I III I I I I I I I I I I I I I I I I I I I :,9 
III I I I II I I I I I I ! ! I II I I II I I I I I I I I I 60 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I i I I 61 
III I II II I I III II I I I II I I I I I I I I I I I I 62 
1111II1111 I I I I I I I I I I I I I I I I I I I I I I 63 
o 2 4 688 2 4 6 8 0 2 4 6 8 0 
OUTPUT 'w .... PRODUCT LINES •••• 0 TO 7 
OUTPUT 'X ..•• PRODUCT LINES . ... 8 TO 15 
OUTPUT !y •.•. PRODUCT LINES .... 16 TO 23 
OUTPUT 'Z •... PRODUCT LINES •... 24 TO 31 
OUTPUT 'Z •••• HWUT LI t·lE. • •• 14 
OUTPUT "r' •••• HJF'UT LI t~E. • •• 10 
OUTF'UT ':': •••• HlF'UT LI tlE . • •• 6 
OUTFUT 'L,J. • • • ltiF'IJT LI t·lE. • •• 2 
Fig . 7.3 (continued) - Hardcopy of decade counter fuse map. 
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The two cir-cuits discussed can hardly be considered to be 
a comprehensive evaluation of the programmer pel--formance, 
yet it verifies its basic oper-ation. During evaluation a 
substantial number of PALs were programmed and no probl e ms 
were experienced. In fact the programming was very suc-
cessful. 
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CHAPTER 8 
SUMMARY 
The main aim of the projec t was the investigation of the 
programming principles and characteristics of programmable 
array logic devices. The development of the PAL p rogramme r 
was used as a veh icle to facilitate these investiga tions. 
The relative position of PALs as a programmable logic d evice 
1S discussed in chapter 2. In this chapter t hey are compared 
1n particular with PROMs and PLAs. 
In particular the following three PAL characteristics were 
to be investigated. 
1) Fuse layout and operation of PALs . 
2) Addressing of these fuses. 
3) Parameters of the pulses required to blow the fuses. 
A number of p rog rams were developed during the course of the 
project. The programming style used in these is discussed in 
chapter 3. 
The fuse layout and operation of PALs were investigated by 
de velop in g the fuse map generating software as described in 
chapter 4. By programming and testing a number of PALs, it 
was also possible to verify the accuracy of princ iples as 
understood during this p roc ess . 
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No PAL can be blown sucessfully unless the appropriate fuses 
are add ressed. The manner in which the fus es are addressed 
was in ves tigated by developing software for this purpose . 
This was done in machine code as well as in BASIC. These 
programs are described in chapter 5. 
The parameters of the programming signals were investigated 
by designing the hardwa re of the programmer. A Commodore 64 
was used as controlling element in the design. Al though it 
is appreciated that an IBM PC, or compatible, computer 
(which incidental ly were not a va ilable at the inception 
the project), may have been a more acceptable choice, 
of 
the 
Commodore was found to be quit e suitable for the purpose of 
the project. 
Chapter 6 deals with the design of the hardware external to 
the Commodore 64. The operation of the programmer as de-
signed and constructed proved to be very satisfactory. 
The design of a full adder and a decade counter, as imple-
men ted in a PAL, is described in chapter 7. These devices 
were programmed and its operation , as compared to its truth 
tables, proved to be as anticipated. 
During the development phase the author became very much 
aware of the relative s carcity of documentat ion on PALs as 
compared to for instance PLA s . Although a fair amount of 
information on PALASM became available as the project pro-
gressed, this was not used. In this way it was ensured that 
all the principles involved were indeed understood rather 
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than carried over from another system. 
The selection of the project proved to be very suitable as 
a means of investigating the characteristics of PALs. In 
this manner direction was given in studying the underlying 
principles of operation and programming of this member of 
the programmable logic family. 
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APPENDIX A 
PAL File 
10 F:Hl CF:EH T[ ::, DI~TA FILE 011 :::f''ECIFIED F'AL 
15 R:Et'l ! l E U" r 11Ut'1E:l::F: UF f"AL Hl LI I,E I,Ut'1E:EF, 2(1)0 
17 REM REMOVE @ IF NOr REQUIRED 
,'20 F'R: IIlT" :1~W~lIIIIDlmHTA :::HOUL,D E:E :::UPPLI ED frO. FOLU.-,ll,J ::, " 
: :0 FR: I tH " ~ iI! ... r---- '-- -'- '-·'- -- '---- '---------'·-·-" 
40 FRINT : PRI NT "I)CONSIDER PINS FROM NO.1 TO 20 OP 2~" 
45 PI? IIn 
:;0 Pfd In" ;'.' ::,1 ATf: FUlleT Wl l OF F' HL E. c;. I I1F'U r" 
~.55 Fk:It·~T 
613 PR: lin" IF H11:'UT THEir' 
;co PF:IIlT" FOLLOI,JED B'T' HlF'UT LII1E" 
75 F'R: nn 
80 PR: nH" 1 F ':'UTPUT THEil" 
90 F'P I HT" FOLLOl,JED B'T' PRODUCT L lI1E 
100 PF.: nn" FOLLOl,JED un'lED I ATEL'T' B'T' 1·1Ut'1E:EF.: " 
II (, F'P I In" OF F'RODUCT L I 1·1E:::" 
11:2 P'I,: lin" FOI_LOl,JED B'T' 'T'E::: OF: IKI DEPEliD H1G 011 '" 
II ::: F'R: I In" I F THE OUTPUT HfiS FEEDB~K:K-'T'E::: 
114 PF~ I tiT" HO FEEDBACK-I,D 
115 PRINT" FOLLOWED BY INPUT LIHE IF YE:::" 
120 F'R: lin" 1 F GF:OUIHI ., +:::UF'PL'T' OF: ENABLE 
13(' F'F: I IH" F'ROCEED TO THE NE:":T F' I 11" 
135 PF:I1n . F'F.: I1H " IIlF'UT EIHI j,JHEt'l FItH::~HED'" PF~IHT 
140 PRINT" PRESS ANY KEY TO PROCEED" 
15D GET I"!:t , 1 F I~:t="" THE~l CiOTO 15t<:' 
160 F'F:I1H":W~l~JllllIIIIDEtnIF'T' PAL"': • lIWUT :";l 
l;CO I IWUT" t1Ut'1BER OF PI 1·1:::" ; 'T' 
200~~1 OF'Et~ :2 ., ;:: 12 .. tll~l1 : .. +::(t+ II I :::., l·J" 
2020 FOR T=1 TO Y 
:21330 F'R: HHT " 
21340 I l·lPUT H=!' 
2050 F'F~ I IH #2, Ai' 
2'361=' I F I~$=" I 1·1F'UT" THEI·1 I t'lF'UT" I IlF'UT L I t~E" ; A$ . CiI)TO 210::':' 
2065 I F I~: I GHTJ 0:: H:f, <::;. <>" OUTPUT" THEI·1 CiOTO 2170 
2070 IF AS <)"OUTF'UT"THEN GOTO 2170 
2080 IHF'UT"PRODUCT LINE";AS 
20~~13 PF.:WT#2 " AS 
2100 I11F'UT" Hur'1BEI? OF TEF.:t'l:::" ; I~$ 
2110 F'F: I IH1l2 .. A:!: 
2120 I t'lF'UT" j'J I TH FEEDBACK"; A!= 
2EO IF I:U',="t'10" lHEt,~ 2160 
,2140 F'F.:IlnIl2 .. Ai: 
:21 ':{1 I t1PUT " 1 t~F'I) T L 1 t~E" ; At 
2 1t,(1 f:'RIIHH2 .,f-jJ 
;c 1 7(' 1·1E>:l r 
~:! ~:(1 CLI)::,E ~ 
F:EAli'T' . 
'18 
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APPENDIX B 
Test PAL File 
:5 REI'1 CHECK ,"CCUF~AC', OF PHL F j Ll 
10 JliPUT "J DENT! F't PAL" .' Pt, 
15 JliPUT "NUI'IBEF: OF F' HI~," .' 1 
20 OPEN 2,8~2,"0 : "+P$~I',S , R : ' 
24 IF T=F' THEt·1 CLO~;;E 2 ' EIHI 
25 PR I NT" :o,I'F'RESS At·I',' KEY TI:J COIH It,UE" ' PF.:! tH 
26 GET K$' IF K$="" THEN OOTO 26 
27 P=P+! 
2<: PRINT"PIN ..• "; P 
29 PRINT 
30 U,PIJH2, AS 
40 IF A$="HIF'UT" THEt, F'":I IHH~ ' INF'IJT#2,A$·PF:ItH"HIF'UT LHIE. •• " ,H1 .. (;OTI) 24 
50 IF A$()"OUTPUT" THEt, F'RItHA! ' GOTO 24 
60 PRINTA$ 
713 I NPUTtl2, AX 
80 PRINT"PROllUCT LINE ••• " ; AX 
9.3 INPUT#2, 11$ 
1013 PRINT"t,UI'1BER OF PRODUCTS ... " ; 1'1$ 
110 INF'UTn2 ,. A$ 
!2~1 IF At="NO" THEt, PRHHA1" "FEEDBACf('" GOTO 25 
130 PRINT"IHTH FEEDBACK" 
140 I NPUTn,: .. A$ 
1 ~,0 PR lIH" HIF'IJT Ll t·IE .•• " , HI· 
160 (JOTO 24 
READ'" 
99 
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APPENDIX C 
Fuse Map 20 
10 F'f;:HIT":1~!').FU:',E I'H1F' 20--'-OEI'IEF;r; T IHO H I"HL FU:"E 1'11'11"" 
2'3 PF: UH" ~.I -
30 PF:HIT".'.[lol.)UITHE PRL TO BE USED I'IU:,:T FIR:::T BE " 
40 PF;HH" IDEIHIFIED" 
50 PRHIT 
60 F'RUIT 
70 HIPUT "I DEIH I F'r PRL"; ;,;1: 
:30 IF IH D$ Oil' .. 3 .. 1 ) =" L "OF: IH [1$ C;$., 3 .. 1 ) =" F:" THEr~ F'F.: UH "'"WUTPUT IS LOI,! I'IHU~ fleT! ',IE" 
90 F'F:HlT: HIPUT" IDEIHIF'r UF:CUIT"; ',$: REi'1 IDEIHIF',' CJF:CUIT 
100 II It" F'J (20), F~'~(:;: 1,63>., L;'~ (20), F'Lf.; (20 > I t·W;';(20) I OF'$( 20)} FJ: (2(3) I FBJ (20 :" 
lIe OPEN 2,8,2,"O : "+Xl+",S,R": REM READ PERSONALITY FILE 
120 FOF; 1=1 TO 20 : REI'I F:E:3ET HIPI..' r Ll I'IE:,: 
130 L;'~( I )=:32 : P:i·( 1):;:"" 
140 1'~Dn I 
150 X=X+IPRIHTX; 
16'3 HIFUTU2 .. R$· ["FlIrt He> .. 
170 F:t.CO=H$ 
1:,,,7, IF Rt=" HIPUf" THHI HIPUT#2 .. L:,;Oi> : HIF'UT F'tC,> : GOTO 230 
191Z1 IF fi:f:="OUTF'UT" 1HEH OOTO 1680 
2[10 IF < R$=" I HF'UT"::- (iF: < A$=" OUTPUT"::- THEI·I F'R I IH A$: GOTO 220 
210 F'F:HIT 
22121 P$': >~) =AJ: 
23~~1 IF ::«20 THEH OOTO 1:1~1 
240 CLOSE "2 
250 PF: HIT : PR lIH 
26<::' F'R I IH" :,:Ui'lI'IAF:'," : 
270 F'RlIH 
2~:O 
290 
30~1 
310 
32€1 
33(1 
340 
350 
360 
370 
381.3 
:390 
40(1 
41<1 
420 
430 
440 
450 
460 
470 
48€t 
49~1 
50~1 
Sill 
520 
530 
54€1 
550 
560 
570 
580 
59~3 
600 
610 
62€1 
63(1 
640 
650 
660 
67(' 
680 
690 
7~3(1 
710 
720 
PF.: I t~T"P I t~" ; TAB (5)" DESCR IPT IOH 01 ; TAB(20) "P I t·l" j TAB (25) "DESCP I PT I Ot4" 
F'F:lt~T"-" ; TAB(5) II " ; TAB(20) U-II; TAB(25)" : PF.:HlT 
FOF: 1=1 TO 10 
PRIHTI;TAB(5)PI(I).TAB(20)I+I0;TAB(25)P$(I+I0) 
t~EXT 
PF:ItH 
PR ItH" ~ .. t1RE THE F'ItI FUI·leT! Ot~S AS F:EI:lU I F:ED?" ; 
GET AI: IF AI="" THEI·j GOTO 350 
PRHlT 
IF AI="N" THEI~ PRItiT":a1AVE AI~f)THEF: GO AT IT I": ,,:;1): OOTO 110 . 
PRIIH 
PR ItHTAB< 6) "PLERSE SUF'PL', AI·I E:":F'F:Es:3 ION" : F:Er'l ItIPUT BOOLEAII Ei:F'PE:32: I 0112: 
PF:ItITTAB< 13) "TO BE F:EALIZED" 
F'RItH: F'RHITTAB(24) "EI·ID IF FItHSHED" 
F'RHlTTAB(24) "-,, 
1=1 
HlPUT OP. 
OP$(1)=OP$ 
I F OF';\:O " EI,D" THEI'I GOSUB 172') 
IF 5=1 THEN 8=0 : GOTO 440 
PR Itn" :1~I'l'.1.)nll·IUSED FUSES 1 DEIH IF I ED RI·ID F'POCE'::2:ED'" F:EI1 UHU:,:ED FU:,;ES 
F'F: HIT: F'R I NT" ~ ... n".F'LEASE f!A IT. ..... , " 
FOF~ T;::l1 TO 6:3 
1=-1 
1;1+1 
IF Fi; (l .' 1') = 1 THEI·I GOTO 590 
I F 101 THEil GOTO 520 
FOR 1=0 TO 31 
F%(I,T)=2 
I,E)<:T I 
D=O 
NE,;T T 
Xc:-2 
X=><+2 
I=€l 
1=1+1 
IF L;'-;( I )=X THEH GO TO 7(10 
IF 1(20 THEH GOTO 630 
FOR T= () TO 63 
F%(X,T)=3 
Fr.()<:+I,1')=3 
I~E:,T T 
IF )<<32 THEN OOTO 610 
R='" 
P=20 
: FHl AD.JU:3T FOR F'HRrHOl1 FUSES 
© Central University of Technology, Free State
138 P=P-I 
740 IF F:J:(P)()"0UTF'UT" THE~t GOTO :::30 
750 Q=PL% ( P):S=NP%(P) 
760 IF G! - l ( =R THEt·t (;OTO 820 
77(1 FOR ::(:=F~ TO 0-1 
LBO FOF: 'r'=O TO 31 
-~'S·O F:,; ( 'T' 1;'\ > ~ ·3 
8(1l;' HE;:.n 'T' 
81 (1 tiE:·n :"': 
820 R~PL:'; ( P) 'rfIF':';(f' > 
830 IF P)10 GOTO 730 
840 FOR X=Q+S TO 63 
:358 FOF: ','=0 TO 31 
860 IF >06:3 THE~~ GOTO :':;'00 
870 Fi';( 'T', ::<)=:3 
880 tiE :..:: r 'T' 
:390 t-IEXT )<: 
90~1 PF: HIT .. FU~:E I'HiP D I SPLA',' REI}.I) I F:ED? " : 
91~1 GET DPl:: IF DP$= .. .. THEH GOTO 910 
920 IF DP$= "1·1" THEI·I GOTO Er70 
930 PRHH 
940 PRINT"0 2 4 6 8 (I 2 4 6 8 (1 2 4 6 8 e t ' 
950 FOF: T=0 TO 6:::: 
96[' FOF: 1=0 TO 31 
97[' IF F%O,n=8 THEI·I PRHIT"-"; 
98[' IF F;-;(!, n=1 THEI, PF: HIT"*" ,: 
990 IF F% ( I " Tl=2 THEI·I PF: HIT" + .. ; 
10813 IF F% ( LT)=3 THEN PRIIIT" "; 
1810 I'IEXT I 
I ~'2t, PF: I HTT 
1030 IF Itn«T+I )/16)00+1 )/16 THEI·I (;OTO W;;O 
10413 PRIHT"0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 (SPACE) 
1050 GET T$ : IF Tla"" THEN GOTG 1050 
1060 I·ID<T T 
11,,;'0 INPIJT .. FUSE 11RF' TO BE SAVED"; F11$ : 
11380 IF LEFU(FI1$, I )0""''' THEN (;OTO II?O 
1090 PF: Itn" :1'"'Jl'.JI1Il1-ISERT FUSE 1'lAP DISK" 
11 ~"3 PR 1 NT : F'R lilT" PRESS AIN KE" I,IHEH RERD',''' 
1111) GET K$ : IF f($="" THEI~ GOTO 1110 
1120 OPEN 3,8,3,"@0 : "+Y$+",S,W" 
1131} FOF: 1=0 TO 31 
1141} FOR T=B TO 63 
1151} PF:lIn~3, F%( J, 1) 
1160 I,EXT T 
1170 I·IEXT I 
1181~1 CLOSE ;::: 
1190 PR IIH" HRRDCOP',' REQU I RED?" 
12131:; GET H$ : IF H$= .... THEI·I GOTO 1200 
1210 IF H$="H" THEH GOTO 1660 
1220 OPEli 4,4 
1230 cr'1O 4 
12413 PRIIHtl4, CHR$( 14)','$, ,;$ 
1250 PF:IIH#4, CHF:$( 15) 
12613 lIiPI)T" NRI1E OF OPERATOR" ; I~$ 
1270 PRIIHtl4, "PREPARED B'/ : ";I-l$ 
1280 II,PUT"DATE"; N$ 
1291} PRIIH1I4, H$ 
13130 PRIIH"~U>RINTHlG",," 
1310 PRIIH#4, CHR$ ( 15) 
1320 FOR 1=1 TO 20 
133.j IF P$( 1)=" "THEI-I I~E><T I 
1340 PRII-ITtl4,I,P$(I) 
1350 NE><T I 
1360 1=1 
1::::70 IF I)P:f ( j)="EI-ID" THEI·I PRlIlTtl4, CHF:H 1,,) : (;OTO n9'j 
1380 PFUt~T#4 10P$ ( I) : 1=1+1 : (;OTO 1371.3 
1390 PRINT~4 ," 0 2 4 6 8 e 2 4 6 8 (1 2 4 6 80" 
1401" FOF: T=O TO 63 
1418 FOR 1= B TO 31 
14213 IF F,;(!, n=~' THEt'l PF: IIHtl4, "'-"; 
1430 IF F%(I,T'=1 THEN PR II-lTI4,"t"; 
1441j IF F;-;(!,T)=2 THEI'I f'RIIH#4, "+" .: 
1450 IF F/; ( 1,1)::;3 THEt·t PPlt·H#4," "j 
1460 I~EXT I 
1470 F'F: IIHtl4 , T 
1480 IF (T +l )/ 16(> INT«(T+l )! 16) THEN GOTO 1500 
1490 · PRINT~4,"0 2 4 6 8 e 2 4 6 8 0 2 4 6 80" 
FEI1 F / 1'1 [r I::-F'lJWED 
REI'I :3AVE FU:::E l'IAP 
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~ 
1 ~5fH) 
1511) 
1520 
153(' 
154(' 
1550 
1560 
15713 
1580 
1590 
1613'" 
16113 
16213 
163'" 
1646 
16513 
16613 
16713 
1680 
16913 
17013 
17113 
17213 
17313 
1740 
1750 
1761j 
1770 
17813 
1790 
180(' 
1810 
182(~ 
183(1 
184121 
It:~,O 
1;::6(' 
1870 
1880 
189(1 
19€nj 
1910 
1920 
1930 
194(j 
1950 
196121 
1970 
1980 
1990 
,21300 
2010 
2020 
2830 
2040 
2050 
2£'613 
2070 
2080 
21j9(1 
21el' 
I-IEi,:T T 
PF:lIHU4 " CfW./-'" IO;O 
FOR K;19 TO 11 STEP -I 
IF P$(K)="" THU·j 1~j~7 Cl 
IF F:tOO<> "(lUTF'UT" THEt·t 157(1 
IF FB$ ( K)="YES" THEN F=-1 
PRINT#4,FS (Kj; " ";P$(K ) ;" ... . PRODUCT LINES .... ";PL%(K);"TO" ;PL% (K)+NP%(K)+F 
I-IO:T K 
FOF~ ~: ; 1 TO 2(;; 
IF PlOC>;'''' THEI, OOTO 1640 
IF F$(I();" II-1PUT"THEI, GOTO 1630 
IF F$ (I()O"OUTPUT" THEN GOTO 1640 
IF FB:HK) O "','ES" THEI'~ GOTO 164<) 
PRIt4T#4, F;f:(K);" "; P$(K) ; " .... nWUT LIt-jE .... " .; L:--:O( ) 
NEXT K 
CLOSE 4 
PF~INT")t1nOltnltltnEND OF F'F:OOF:AI1
'
" 
END 
INPUT#2.PLX(X).NP%(X),FB'(X) 
IF LEFU(FB$OO. [);"Y" THEN HlPUT#2. U';OO 
INPUT PI(X) 
GOTO 230 
)<;11: REI1 DETEF~i'1Il~E PRODUCT L1I'IE 
I!RF~$;LEFT$(OP$.1) 
IF '~AR$;"!" THEI'I VAR:t;LEFT$ ( OP$, 2): RL;l 
IF :';)20 THEI'I F'F~IIH" ILLEGAL '.JARIABLE. SUF'PL',' RI'IDTHEF: EXPRE:3~:IOt'I." : GOTO 2e!3l' 
IF VAR.()PHX) THEI'I X; )<+I: «OTO 1750 
L;PLX (~;) 
OUT=X 
'T'=3+AL 
X; 1 
VAF.:$=t'11 lIJ: ( OP$, 't', 1 :. 
IF './AR$::"+" O~: ",lAR$=" (II THEt·j GOTO 1950 : 
IF ","AR$=")" OF.: '·/AF~ :t="" THEt·~ I;:: I + 1 ; GOTO 2'':1~K1 : 
IF \·'AR$="#" THEt~ L=L-1 :'1'='T'+1 : VAr;~$=r1InS ( OPJ: , 'r', 1> · 
IF VAR$="!" THEN GOTO 2820 
":EI1 I<E:,,:T TERI'1 
f;:EI'1 I~E:'; T E ;<F'F~ E~3:3101< 
F:EI1 EI'IABL II'/Ci TEF~11 
IF :":)2'" THHI PR HIT "UI-lIiEF HIED ',,JAR I RBLE. ~:UF'F'L'r' At'II)THEf;: DW." : I]OTO 2l,el) 
IF (',/RR$OPHi<:) Rl,m < .... RR$;RIIJHTt<P$( X) , I» ) THEI~ P;F'+I : OOTO 1:390 
IF ',:'AF.::t.{)F':t c:<) THEt·j ::<=X+ 1 : oeno 1 :360: F:Er·t SET FUSE 
P=P+L~~OO 
PRHITL. F' 
Ff~(F,L)=l 
p=o 
'T'=','+ 1 
CiOTO 18(10 
L;L+I 
','=','+ 1 
IF L(F'L;;(OUT)+t'IF'%<:oun THEI'I GOTO 1813') 
F'I': IIH" E:':F'PE:,::: I OI~ l'IA'r' cell,to: I '3T Uf' OI'IL'r''' ,: I'W;; 0:. OI.lT ,:0 ,: "TEe:I'!:::" 
PF~ HIT"EIHEF~ H SUITflBLE D(PF~ESSIOlI" 
~: ;1 
F:ETUF:I,I 
VAR:t=MIDt(OP$,Y,2) 
T=ll : RE I'I IDEIHIF',' ACTIVE LOI,) OUTF'UT At'm ,,:ET FI)SE 
IF ',/AR$;P$,(T) THEI'I 'r'; 'r+ 1 : P;P+L;, <: T) : OOTO 1900 
T;T+l 
1FT (20 THEH GOTO 204l' 
P;P+I 
.... Af;:$;1'11 D$ (OP!, Y, 1 ) 
GOTO 186(1 
F:EAD',' • 
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APPENDIX D 
P~og~am PAL - Main P~og~am 
10 F'F: nIT" :r'l'l~lJnDlln""IJ"F'F:OGF:F1I'll'l I ,·1'0 F'fiL" 
20 F'R I I·IT" :~n"l( LOAD I liG P~:OGF:m11'1 I HG F:OUT I I1E:,;' .. 
30 OPEN 2,8, 2,I'PROGRAM Il , S,R " 
4~j FOFi: 1=32768 TO 33188 
50 mPIJT1I2 , D 
60 POKE I,D 
70 NEXT I 
8~) CLO:;E 2 
90 OPEN 2,8,2 , "PROGRAM DATA,S,R" 
1 O~3 FOR I =30720 TO 3~1911 
11'3 nlPUH2 , D 
12(1 POKE 1,11 
130 liEXT I 
140 CLOSE :2 
15(1 :;'r'S 327rS~:; 
1i::0 F·F:IIH w '.nIliF·OI<:T:; mm F·O L·IEF: SUF'F'L',' ,KTl'·/ATED" 
165 PR nIT" 'l'l~nt::HOULD THE FI)~.E l'IAF' BE LOAItElt ' '' .  
167 GET Lt : IF U ·="" THEI'I OOTO 167' 
16::: J F Lt·::" t·~" THEN (;OTO :::?5 
170 PRltH")OI';~lJn"PllillnmISEF: T FU~:E 1'li1P DI::¥" 
1:::1" PF:ltH .......... nl(F'F:E::::3 AN', KE', L·JHEN F:EfiD'O" 
190 GET At : IF A$::"" THEt·~ (;OTO 190 
200 PF: HIT" .~I.I~NA~1E OF C I ReI) IT" .: 
21 I) I t·lPUT ~(t· 
22',' PF: HIT : PF.: ItH : PF: IIH FiE: (~: j" I" , TAB 06;' .. 1 .. 
230 PRIHT TH1: ( 1 ;!)"1r~LOA[l IH(; FIJ~:; E "lAP." 
241) PF:IIH TA];:( 4 ) "TITl"; 
250 OPEN 2 ,8,2, "0 : "+X$+" ,S ,P" 
260 DIM F% (31,63) 
270 2=0 
280 FOR 1= u TO 31 
290 FOP T::; 0 TO 63 
380 INPUTU~~F~(l/Tj 
310 POKE 28672+Z/F~ (I.T) 
::::2~1 Z=2+1 
:3:30 I·IE:H T 
:34',' PF: HIT"." .: 
:35~j t~E>n I 
360 PF:lIH ............. I .... 
370 CLOSE 2 
375 PR lin : PI': niT : PI': lin F'F: lin" Innrr','PE OF F·AL" .: . HIF'IJT Pf1U 
3:::0 PR HIT : pr;: HIT : F'PlIH : F'RJlH "PAL TO BE PF.:E'·/EF: I F I ErrC'" 
:39'3 GET P$ : IF F'$="" THEI'I OOTO 39~1 
40'" IF P$="fl" THEI'I CiOTO 450 
4 1 ,. PR HIT" :F·F:E'·/ER I F',' Hie; ..... 
420 GOSUE: 1(tt1l3 
44f' IF UI,F'=O THEli F'RHIT : PRHIT"P~iL '.,IEF:IFIED UI·IPF:Om;:AI·1!·1ED" : CiOTO 4:,') 
445 PF:HIT"PAL CAliNOT REALIZE FU:3E 1·IAP . ..... 
450 PF:lIH: PF:HIT TAB(4 ) "PAL TO BE PROGRRi'II'1ED? " 
460 GET P$ : IF P$= '''' THEH GOTO 460 
470 IF P$="N " THEN GOTO 51B 
48f' PF: lIH : PF: lin "PF:OCiF:AI111 Hie; F·AL ..... 
490 ::;'T'3 32851 
5'",,, PF: IIH : F'R HIT" PF:OGRAI'l!'ll NO COI'IPLETE -
510 PF:HIT : F'PIIHTAB(A) "'·/EF:IFICATlO,·1 TO COI'l!'lI,J'ICE':'" 
520 GET pj: : I F PJ:="" THEt·~ GOTO ~520 
530 IF P:f.="t-f' THEt·~ GOTO ~,:::~1 
540 PF:INT : F'F: ItH ....... '·/EF:IPI HlCi ••. " 
541 F·PINT".llnr- .. 
542 F'F: IIH "')' ·ELECT ..... EF: I F I CAT 10/'1 \'OL TAGE " 
543 F'R HIT"~F I F::;:T . '· ... ERI F I CATlOI·1 PA:':S •• 5'· ....... I" 
544 F'F.:INT" :Pl1IGH VOLTRGE '·/Ej;~IF 'T' .....• 5 .. 5'·/ .. 2" 
545 p~: I t·n" N..Ol·J VOL TAGE VEF~ I F'T' ......• 4) 4'·/ .. 3" 
546 PF: IIH"ll~I'lOl .. n .. r;ELECT L 2 OF: 3 
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547 GET './',/$: IF './\,$=:" " THEH OOTO 547 
:,48 IF '.1\0'$=" 1" THEH p'.,.'$=" F ..... " 
549 IF ',/\·'$="2" THEt·l P\,'$=IOHV" 
~::'5€1 IF V',,.'!.=" :::: " THEt·j P"l$:;:::;"L',/" 
560 (JOSUE: 16~~Hj 
565 PR lin" :'I· ... EF: I F I CAT! OI~ F:UH COI'IF'LETE" 
570 PRHW':U;URTHER VERIFICRTJOH TO PF;OCEED? " 
575 GET P$ : IF P$:::"" THEt·j GOTO 57~5 
5~;'6 IF F'J:="'T'" THEH GOTO 542 
580 PF: I tn ' F'F: I tHTAB ( 4 ;' ":3ECUF: I 1', FU~;E::; TO BE F'F:OUF:fil'U'IEDc," 
59i.:l GET P$: IF P$="" THEt·l GOTO ~59~1 
600 IF P$=" W THHI GOTO 6613 
610 PR HIT ' PR HIT" PF:OGRAt'1I1 HIG SECUF: IT',' FUSES,.," 
631.3 SYS 33138 : REf'l PROGRAr'U'l I t·w SECUR I T'T' FUSES 
640 PF: ItH ' PF:JHT":3ECUF:Jr,' FUSE:; PF:OGI':lit'II'IED" 
642 POKE 57088,17 
643 POKE 56:::40 .< 0 
644 POKE 56:::42 .. 0 
645 PO~::E :,t::;:;4::: ! 1.:,1 
646 POKE 56;::5(1 ,. 1;1 
647 POKE 5 ?1~'3(" I 13 
66') PF: HIT ' F'F: lin TRB (2~,) "Elm OF PF:OGF:RI'I" 
999 Et·j[I 
!00'" , :EI'1 t;TfWT r·':E·· ... EF: 1 FI CAT! OH 
1 lll~ll 80=:;';:::40 : 1:U=56842: fi1=5684 t~ : Bl;::~; ~';;::50 : f12:::5l088 · £:;->"5709(1 : FIJ:::.E ;:: ,2::::6? 1 
10')6 R$=H IDHF',IL1', ::', 1;-
11~H:;:'9 P(W:E A2 .. 1l 
1010 POKE K :. :,; ' ~~ EI'1 1'11.1:>:<-, A:,; l /F' Rim 1'11.1:' : 1 A:,; 1).iF' 
1'" 12 POkE ~:.6":43 .. ", . REi'1 R 1 TO COIITROL I'IODE 
101:3 PCII::E ~:;6:,: 4 :,:, .240' F:EI'1 :,:ET 111 
1 (1 14 PCWE .56::::49 , ~)4 : PEt'1 Al TO DHTA r'10DE 
10 1~, POKE .o:;6:::4;';: ! Ij : RE f'l r.:E:;ET R 1 
1<)2'3 F'OI(E E:2 .. 9 ' REt1 P 1111 TO VHH 
11~1:;a2t K::t(+l 
1060 FOR 1::0 TO 7 
1065 READ HlF' 
1067 F'Of(E m) .. HIP 
1'370 FOR J=0 TO :;: 
1i2t8ij IF ..T /2:;:::;IHT('J/2) THEH POKE E:i~J IJ ' GOTO 11(1€1 ; F~ Et'l ::;:ET '·/H TO Z 
109t; POKE B£I ,255 ' REt·\ SET VH TO VH 
l1tt0 IF J ( 2 THEH LF:=0 ' GOTO 1 1:3'" 
ll1tt IF 1(= 1 THEil LR= 12~:: GOTO 1 130 
1120 LR=1 I 
113'3 POKE AI, LF:: REt1 :3ET l/F: 
114'3 IF K=2 THEN GOTO 1:30'3 
1143 D='3 ' RE~1 STRF:T Of PL <32 
1145 FOR C:::lj TO 3 . 
1150 FO~: A.::(1 TO 112 STEP 16 
1155 FU8E;:;FLJ:;E+l ' 
1157 D=D+l 
116£1 IF PEEK (FUSE)() 1 THEI-I (;OTO 1250 
1170 (;=ROF:LF: · RE11 ADJU~;T R .. LR 
118121 POKE A1 .·G 
119'3 F'OKE Bl .. 2' F:EN elf; TO • .... H 
12l1(1 POKE B 1, i3 · F:Et'l elK TO Z 
121<) F=PEEK(RI) 
1215 IL=IHT( (FIJSE-2867'2)/64 ): Pl;;;;FUSE'··2:3672·· I L:+:64 
1220 PF:HIT!L, PL .. F .. 
12:3'3 F=PEEK(30~H7+D ) RNDF ' PF: HITF 
1240 IF CF=0 ) RHD ( RIC) "H" ) THEH GOSUE: 1510 
1241 IF CFC)O) RHD CR'= "H" ) THEH GOSUE 1510 
1245 F'RHIT 
125[1 NE:,,:r A 
1260 HE:;<T C 
1265 FUSE=FUSE+32 
1270 NE:<;T .J 
12~") t-lEXT I 
1285 FUSE=286?1+32 
1286 RESTORE 
1288 POKE 56849J0:pm<E 568481 15:PO!<E 56849 .. 4:PEf'1 ::,ET A! 
1290 IF KC2 THEt-1 POKE 1:2, 16 ' PO~:E ELI ' G(IT ') 103\;I'F:Et'1 F~E:3ET G[I,SET ') D Ht-m :3 [1' l'IUi': 
1235 POKE A,) , (I 'F'OKE B'3, '" 'POKE AI, 0 ' POKEB 1 , (1 , POKER2 .. 17 -F'Of(E B2 .. 0 ' REt'l RE:3ET PORT :3 
1236 RESTOF:E 
1297 RETURH 
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1:;:0", [t;13:REI'1 STAF:T OF PU31 
1305 FOR C=0 TO :;: 
13113 FOR A;O TO 14 STEP 2 
13213 FIJSE;FU'3E + I 
1325 D=[I+l 
1330 IF PEEK(FU'::E)OI THEt~ [iOTO 14213 
D 4(l (;=AORLR; F.:EM ADJUST A, LR 
13513 POKE Rl,G 
13613 F'OKE B2, I::: : F:EI'1 CLk: TO ',IH 
1370 POKE B2 . 16: F.:Ef" elK TO Z 
I;:~"J F =F'EDJ AI) 
13::::, I L= I HT 0:: I~ FUSE '~2::::6 ?2) / ,;':4;' : F'L=FU::;E:,··286?2-1 L .•. 64 
139B PRINT IL,PL,F, 
141)", F=PEEkJ :;:I):':79+D)Af.II'F : F'F: ItHF 
1410 IF (F=O)At4D(R$()"H") THEN GOSUB 1510 
1411 IF ( F()O)AND(RI;"H" ) THEN GOSUB 1510 
1415 PF: ItH 
1420 t·lEi<T R 
143€' NEin C 
1440 GO TO 1265 
15ljl3 DfiTA 254 .. 253.·251 .. 24l .. 239 . 223.·1 91 .. 127 
15!13 F'F:ItH"F.:EJECT " : REI1 PI~L FAILS F'F.:E',/ERIFICATION 
1520 Ut-lF'=l 
15:30 F:ETURt·j 
1600 REI1 ,::TAIH OF ..... Er;:IFIUHIOt·1 
1601 AO=56840: £:0=56842 : Ii 1 =5684::: : £: 1 =56r::5ft : 112 ;;570:::::: : E:2=~' (·:\.'::i*'.:.' . FU::,E:::2::;:Sll 
1603 IF p'·/$="H ... .''' THEt~ POKE R2.·1::: :P$=18:GOTO 161~3 
1604 IF F'V!:,;IIL'·/" THEt~ pm:~ E A:2,2(1 :P:3:.::213:00TO 1610 
1605 POKE R2,17 
1606 P:::;::=17 
. 1611} F:E~:TOF:E 
1614 F~;/:=11ID$(PALf,:3 , 1;' 
1615 f(::0 
1620 F'O~:E B2, ::;: F.:Et'l t'IU:": ') AS UP At~D 1'IU:' :1 Ae: O/F' 
1680 POI~:E 56:349 .·0:REt·1 A1 TO COt·HF.:OL t'10DE 
1641~ POKE 56848 .. 240 : PEt·, ::;E.T A1 
165f1 POKE 56:::49,4 : F~Et-1 A1 TO DATA t'lODE 
1660 pm(E ~,6::;48 .. (1: REf'1 ~: E :;ET Ii 1 
16713 POKE B2,9·F:EI1 PHil TO VHH 
168(1 K==t(+1 
1 69~j FOR 1::0 TO 7 
17,113 ~:EAD HIF' 
17113 POI(E A~], I ,.tp 
1720 FOR J=0 TO :::: 
17:;:0 IF J/2= 1 NT ·:. ,J/2 ) THEH POI::E DO, 0 : GOTO 1 ?:,I): REf" ::;E T \IH TO Z 
174~j POKE B0, 25~j : REf'l SET '.JH TO ··.·'H 
1750 IF ..1(2 THEN LF:=0 : C;OTO 1780 
1760 IF 1(=1 THEt·~ LR=12~;: C;OTO 17::", 
1770 LR=1 
1780 POkE AI, LF: : REI1 SET L/R 
17913 IF K=2 THEt·~ GOTO 2150 
18(10 D=(1: F~Et'l STAF.:T OF PL{32 
1 £<1 0 FOF~ C;0 TO c: 
1820 FOR A=13 TO 112 STEF' 16 
18~"3 FU~:E=FUSE+l 
18413 D=D+1 
1850 I F PEEK (FUSE :O <>0 THEt·~ GOTO 1970 
18613 G=AORLF: : RHI AD.JIJ~:T A., LR 
1870 POKE 1'11,0 
1880 POKE B 1, 2 : RHI CLK TO ',/H 
18913 POKE B 1, 13 : RHI CLK TO Z 
19013 F=PEEK( Al) 
1910 I L= INT( ':FUSE -28672 )/64;' : PL=FIJ'3E -2867'2- IL;!:64 
19213 PRINT IL,PL,F, 
19:313 F=PEEK(30~:47+D;'Rt'mF : F'RItHF 
1940 IF (F(>I})At'fII(R$()"H") THEI·I C;OTO 3100: ":EI1 GOTO F.:EF'r;:OG~:AI1 r;:CIUTn~E 
1950 IF (F=(J)At<D(RS="H") THEt·1 GCITO 3100: F:EI'1 GO TO REP~:OGF:AI'1 ROUT HIE 
19613 pr;:IHT . 
19713 HE/a A 
19:::(:1 NEXT C 
1990 FIj::;E=FU~;E +32 
21~H~H3 t'lEla ..T 
2ij 1 (1 NEi<T I 
20213 FIJ~:E=2~: ?O::: : RUI 2:Tf'iF.:T OF PL>31 
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2~1::::0 F~E:3TOF.:E 
21~140 pm~.E ~':'6:::·E:I., (1: F.:EH AD..IU::;T HI 
2050 POKE 56:::·~::::., 1:~ 
2060 POKE ~:;I':,::A ~~ .. 4 
;:O?O IF' 1«2 THEIl POI':.E [:2.' 1 t:· . POKE [: 1, 1 : GOTO 1 ~~:(t : H:I'I ~,ET OIl AIID :::10 r I'IU:: :3 
20::':0 f-'OkE AO., U PEt1 F.:E ::;ET POPT:::; 
209(1 POkE .£:0., t,1 
2100 POkE A1 .. 0 
211 <) F'OI::E E: L <) 
2120 POKE A2,1? 
21 :-;a) PCW.E £:2, U 
2U:; 1':£:O;TOI':E 
2 140 ":El'Uf;:11 
2150 [t=O :I':EI'I ::,TAFT OF F'L)3 1 
2160 FOP C::(1 TU 3 
2170 FOR A;O TO 14 STEP 2 
21 ~,,) FIj~:E.=FU::;E q 
2190 [1;;[1+1 
2200 r F F'EE~: 0: FU::,t:) C>O rHEt·t C>OTO 2320 
221~' G=AOF:ll': · ":EI'1 ADJUSr A,I.F: 
222[1 POKE AI, (, 
,2230 F'IjI<E K:.' 1~: : F:EI'I eu:: TO ',,1H 
2240 PUKE. 1:2,11;, : fd:t'1 (~Lk rei 2 
2250 F;;PEEV(A1) 
2260 I L= It-tT «FU~;E -28~';(,2)/64) : PL=FUSE-2:::E,?2- I U"f':A 
2270 PRINT Il,Pl.F, 
22:3~3 F::.PEEK(3(1:::l3+[I)At4DF; F'F.:IHTF 
22913 1 F (F<)ll)AHD(F~:t{)" H") THEt·t OOTO 3:;:00: F.:Et'l '';'OTO F.:EPF::OOF.:Ht'l POUT IllE 
23tl~j IF .; F=(.1)At4D( R$:::: "H" ) THEt4 GOTO ~: :300: PEt'l GOTO F:EF'F.:I~IOF.:At1 F~OUT r t4E 
2310 F'F: lin 
2:::20 HE::<T H 
2330 HE~<T C 
2~:40 OOTO 19:.:"0 
3100 IF P~;OI7 fHEI, F'F:!l-IT".'F'Al Flill:,; ..... E":JFICATlOl·I" :C,OTO :350() : F:UI ~:UECT 
"31(11 DA=F'EEK<30847+II)OPG 
3102 POKE 30915 . DR 
3 1 06 F.:P=~j 
3110 RF'=":P+ 1 
.3120 IF ":F')2 THGI PR I IH" :mEJEO FAl I FA I l:o; ',,1ER 1 F J un J 011. " : GOTO .:: 14'01 
3 125 PR lin" REPF:OGRml FUSE"; [l ,; F'l. 
312E, F'OKE AO, (1: F'OKE BO., 13: POKE "ii, [1 
.3127 POKE B 1 , 4 : REI'I ClK: TO (1) 
3130 F'OI(E B2, 24: ":EI'I I'IU,,:O m,D 1 A:,; O, 'P 
:314~3 POKE 56849 .. 0 REr't A 1 0-7 fiS O/P 
:315~j POKE A 1 , 255 
316Lj POKE 56849, 4 
:3161 POKE R0, II1F' 
:3162 IF .J/2=It4T(']12) THEN POKE BO . O :OOTO 3170 
3163 POKE Btl., 255 
317'3 POKE ALG:F:EI'I SET A. l/R 
3180 POKE A2,16: F:EI1 ',,ICC TO ',,1HH 
3190 S',OS 33121: "HI PUl2;E 0 PHI 
32~~H3 POKE A2J 17 : F.:Et'l vee TO 5'·/ 
3201 POKE B2,8 
321 (1 POKE 56849, (1: REt't HILJUST ti 1 
:322C1 POKE 56:::48.,240 
3230 POKE 56849,4 
3231 POf:E E: 1, 2 : REI1 ClK TO ',,1H 
3232 POKE B 1, 13 : REI'I ClK TO "ll 
32:,::,: F=F'EEK01!" 
:3234 F=PEEf< O:.30;::4l+D>fit·lDF 
3235 IF (F(>O)m·m(F~$<>"H") THE t· j CiOTO 3110 
32:;:6 IF (F=O)AND(R$;;"H") THEN GOIO 3110 
3250 GOTO 196(j· REI'I F:E:,;UI'IE ",1ERI FICfn[Ot,~ 
3300 IF P:3() 1 '," THE t·~ PF.: I t·n " F.:E.JECT PAL!": GOTO 35r.:H~1 
3:;:01 DA=PEEI<': 3'):,:4? + II" 0":0 
:3J02 pm<E 30~~ 1 ~5., DR 
3306 PR=O 
.B lO RF:'*R+l 
3320 IF R".:>3 THEI-l F'F: IIH "FEJECT F'Al I " : GOTO 2140 · F:Ei'1 f':EJF..C 1 F'I'll 
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3~:21 PF:HIT " F:EF'F:OC·F:RI'I FUSE"; IL .' F'L 
:3:;:22 POKE 80" (I . F-' I)KE 1:(1 .< 0 : POKE H 1 , (I 
3323 POkE B:~ ., 24 F:E1'1 1'11.1)(0 liHD I fi:" O/F' 
3:;::;:13 POt(E £:2,2::: · FEr'! (. L~:: TO ~=1"/ 
3:3<-lO POI'~ E 5;; :::4~~, (1 : PU', ::.ET R 1 o-? F1::: O ... '·P 
3:::~jO POKE :,6:::4:3 ... ~::,5 
J~:6'j POKE 56:::4'} -,,~ 
3300 1 F'o!,E tV) ., HIF' 
3::::62 IF J /2=IHT '.:..r/.2 ) THEt·~ POKE f.: (I, (.l : (,OTO 3::::,-:"LJ 
:;:363 POKE EO} 25~:, 
:3370 POKE 111, c. : F:Ei'1 SET R., L/ F: 
338(1 POKE A2, 16 ; f.;:Er'l "''"CC TO VHH 
3396 :::','S 3:;:121 : PEl" PULSE (I PH~ 
3::::91 POI<E AZ, 1 ? · 1~ : Ef'l '·/ee TO 5'",' 
3 :::92 PO~~E 56849,0 : REl'l HD.JU:::T R 1 
339:;: POKE 51.5:::4 :::.,15 
3394 POKE 56849,4 
340 1 POKE B2,16 
3402 POKE B2, I',: 
3403 POKE B2,16 
341H F=PEEK<RI :-
341):;, F=F'EEK 00<:47+ D) RI·IDF 
3406 IF (F()l)At'W( Rt:()" H" ) THEH C'OTO 331 L:J 
3407 IF ( F=''' ) t11·l[o <Rt ·=''H'' ;' THEI·j C·OTO 3:,' 10 
:345'~ GOTO 23 j <3 : F;EH 1':f,SLlI1E \'ERI F I CiIT! OI·j 
3~iOO POKE A 1 J 0 
~::; 1~3 F'OKE Ae, .< 0 
3520 POKE BO,O 
35:;:(1 POKE f: 1, (1 
354lj POKE £:2/24 
3~,5tl POKE A2 , 17 
.356~Z, GOTO 2140 
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APPENDIX E 
Program Fuse - Machine Code Routine 
::::000 R~! 1C10 LDH li :HKl 
: ::OO~, :::D 09 DE :::Tt~ JDEU9 
::::0(15 :::D OE: DE:: :;::TH JDEOI: 
8~~10::: :::D 1 1 DE ~:TA :tDEJ. 1 
::a30I: :::D 1':' '-' DE 3TA :tDE1. 3 
800E :::D 01 DF ::: TA JDFOI 
:::01 1 :::D 03 DF ::::m IDFO :::: 
:::a314 ~"i9 FF l_[lf'1 lHF! ' 
:::~:116 :::D 121:::: [IE :3 I" Ii t l.lEO::: 
~:01.9 ::::D 01'1 DE ::;:HI JDElc1H 
:::01(: :::II 10 DE :::Hi :tDElO 
::::01 F :::D 1 ~, liE ::'::Tfl 1:DE 1. 2 
:::O~~2 ::::1.1 la~j DF :::TH JDFOO 
:::O2!"::; :::D 02 DF :::TA HlFI,)2 
:::~32::: A9 04 LDfi 111.'.)4 
:::~32A ::::[1 ~)9 DE :::TIi 1:1IE09 
::::02D :::D f:lJ:; DE :;::TA :tDEO);: 
:::(I:::aj :::]) , 1 DE :,:TA .lDE l 1 ! 
:::121:;:3 :::D 1:::: DE ::::Hi HlEle: 
B036 :::':Ii \;)1 DF : :TI~ :tDFOl 
:::0:;:9 : :D (1 :::: ])F ::::TA :tDH:' :::: 
t:(1:3C f19 U~.:1 LDI~ IIJOO 
80:~:E - 8D" 08 DE :::TH HI Efj:';: 
:::041 :::D 13A DE ::;Tfi :tDEOfi 
:::~344 ::m 10 DE STA -t D[10 
:::aj47 :::::Ii 12 DE ~::rfi HlEE 
:::04A :::D 02 DF :3TA :J:DF02 
804]) A9 1 1 UII~ lill 1 
:3(14F :::II IXi DF ~:~TA :!"IIFOO 
:::~352 t:O r;:T::: 
:::~35 :~: A9 00 LIlA lUOO 
:::~~155 ::::D 1 1 DE :::TA :tIlE! 1 
:::058 A9 H: LDA II:tFF 
:305fi eD 10 DE :::TA tDUO 
:305D AS' 04 LIIfi IlHH 
:::05F :::D 1 1 DE ::::TA tDEl 1 
:3062 AS< 00 LDA lifOO 
8064 :::[1 10 DE ::;TI1 l[lEW 
:306? ::::[1 12 Df~ ::::TA :1·DEL"2 
:::t16A ",D (1::: DE ::::TI~ :tDEO::: 
::a)6D :::D OR DE :::TR JDEOfi 
:::O?~j A3 1 1 LDIi llli j 
:::O?2 :::D 00 DF :",: TA l[lF'.JO 
80?~:' ~13 1 :3 UIA HI ::;: 
:::~~177 ::::D 1212 DF STA JIIHJ2 
:::t17A ~::1S~ 01 OPA laO! 
807(: ::::D 02 DF :::: T1"1 JDFfJ2 
:::O?F A3 IF l_DA #HF 
::'H3:::1 ;em C1 ?:::: :::TI"i .. l eC1 
:::0:34 ti~! 1214 Ulfi II t 04 
:~:O:::6 :::n 12 Ill::: ;::I'f'1 j fIl: l? 
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• 
:::~)89 AS! 00 
::::~38I: :::D (,2 7::: 
::::0::::[ A2 00 
:3090 F19 3F 
a092 t:D co 7::: 
:::O::~~~; 8(1 I2I(j 
::a39? CC CO ?::::: 
:3~:19fi ::::0 05 
::;:~39C t19 (11 
::::09E 4C 1~3 ::::lJ 
::::I)fll A9 ::::0 
::::ljA3 4:::: 
:::OA4 CD C~ 7:=: 
:::OA7 FD :27 
:::OA9 0::: 
:::OAA fi9 1 U 
:3(18(, :: :[1 02 DF 
:::OAF H::' '.1U 
:::I)B 1 :::D 12 DE 
::::OB4 2:::: 
:::01:5 10 OF 
::::OB7 t19 19 
:::~c1B9 :::D O~~ DF 
:::Or:C H::' 04 
:::OBE :::D 12 DE 
}":OC2 4::: 
:::OC3 4C DO :::0 
:30C6 A9 01 
::::OC::: :::1) 1 -:, D[ 
:::~3CE: A':' 1 (. 
::::O('D ::::D 02 DF 
:::ODO :::A 
:::0[11 4A 
;;;:0[12 41i 
:::OD3 BO 06 
80D5 6::: 
:::OD6 A9 00 
::::I)D::: 4C DE ::;:0 
:::~)DI: 6:3 
:::OIlC refi 
:::OD[I Eli 
:::O[lE EA 
:::~3DF 1 ::: 
80EO 7::) 4~::1 7::: 
:::~3E3 4:,; 
::::OE4 Ef'i 
:30E5 BD 10 DE 
::::0 E:::: 4:::: 
::::OE9 BD 00 h: 
::::OEC BD 0::: DE 
:::OEF- BD ~:O?::: 
::::OF2 :::II OFi III~ 
::::~3F5 EA 
::::OF":' J::9 00 70 
:::OF-9 ·W 
::::~)FA 3:::: 
:30FB E9 02 
::::OFD 10 23 
UIA #$:00 
::nl~ $7:::(,2 
LD:x: 1\$00 
LDfi #j:::W 
::::TA $7':::(:0 
LD'T' #:,:00 
Cplrl J?:3CO 
r::f'1I $;;;:OA1 
l._DA tU{11 
HlP $;;;: 0 f() 
LDfi #$:::;:0 
P~II~ 
Cr'lF' $?:::C: 
BFI~I l:::ODO 
PHI'" 
UJfi lit]:;: 
::::TA ¥DFO~c 
Ulfl #:fOO 
::::TA $DE12 
PLF' 
B F' l_ $ :=: 0 U:' 
LIlA 11$19 
:::Tfi $DFO:: 
UIH tH04 
:::11'1 JDE 12 
PLJ'1 
PHA 
J r'lF' ,t::::O DO 
LDfi 11$01 
::::TA JDE12 
LIlA #l1C 
::,:TA lDF02 
r:<:A 
L:::P 
U3F: 
Be::: J:,:ODl:: 
F'Lfi 
L.DA #$00 
,J!'lP l:::ODE 
F'LA 
IIOP 
I-lOP 
t-10P 
CLC 
ADe l -?:::4~3 _, 'T' 
F'HA 
HOP 
,3 TA lDElO 
F'HA 
L_Ni :t:?:::O~,l, :,.,-
~:TA :t:DEO~:: 
LDfl :t? : ::2~3,.'" 
'::TA JfJEOfi 
tlOP 
LIlA l/OOO, 'T' 
r"Hfi 
:::;EC 
::: [:C Il :t:02 
BPL l:c: 12~~ 
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-:::OFF 6::: F'LA 
:::100 4A U:::F.: 
::: 1 (1 1 E:O :20 Be:::; l:::123 
:::103 A9 1 ij LDA lUlO 
:::105 :::[1 00 Dr' :3T1''1 :tDFOO 
:::10::: t'::::: F'LA 
:3109 E! :30 ?:3 OF.:t'l :t ?:~:::::O" , T , 
:3 lOC ::::D 10 DE :~TA $DElO 
:::lOF 99 00 60 ST~'1 ~: 6000., , T , 
::: 1 1 -' .::'" m 11OF' 
:31 1 ':' 
'-' 
EA IKrF' 
:31 14 EI~ IKrF" 
::: 1 1c ._' Ui IKrp 
::::1 u; 6::: F'LA 
::: 1 1? ;::D 10 IrE :::TA JIrE:10 
::: 1 1A A9 I 1 LDli #H 1 
::::1 IC :::Ir oe1 DF :::TA JIrFOO 
::: 1 iF 4C .-,~ .::.....t <::1 Jt,1F' $::: 125 
:::122 68 PLt'l 
:::123 6:::: PLA 
:::124 6::: F'LA 
::: 12::~ A9 00 LIrA #$00 
:3127 8D 10 IrE :::TA $DElO 
:::12A :::D OA IrE ~:TA $I1EOI'l 
::::12D :::D 0::: IrE ::::H'1 HrEO::: 
:;:: 1 :::0 r -,,-, It"T , 
-":' 
8131 CE CO 7:;:: DEC $7:::CO 
:::134 10 ;;~::: E:F'L 1::0: 15E 
::: 1:36 E:::: H{< 
:::1:3? CE C1 ?::: [rEC :t7:::C1 
:313A 10 OB BF'L $::::1 47 
:::13C A9 1': ' '-' LDA #$1::: 
:::13E ::::D O;~ IrF STA lIrF02 
:::: 141 A9 130 L])~l #$00 
::: 14:::: eD 1 -' 
'" 
DE ~:TA :!IrE12 
::: 146 b~J F:T::: 
:::14/ A9 40 LIlA #1'40 
:3149 1 ::: CLC 
:::14A 6Ir Fl :::0 ADe :!:::OF7 
:::14D ;::Ir F7 :::0 :::TA :t:::OF7 
::: 1 :i(1 :::D 1 ~3 ::: 1 :::TA J:::1 10 
:::153 90 1:16 BCC l:::: 1 :::£; 
:;:155 EE F8 :::0 me $;::OF::: 
:315::: EE 1 1 !:: 1 HIC l::: 1 1 1 
::: 15B 4C 9(1 :::0 Jt1F' l :: a:l'=! r1 
::: 1 ::E 4(: 97 ::::13 Jto1F' :t:::,:097 
:::161 AD C3 7::: LDA j: '?:::C:::: 
:::1'::4 :::D 10 IrE :::TA JDE10 
:3167 EA llOP 
:::':16::: Eli I·IOP 
:::169 E~l I'IOP 
::::16~1 EA tlOP 
:::::16B EA 1·IOP 
:316C AS' 00 LDA II:HJ ic1 
::: 16l:: :::[1 W DE :::TA Hr[lU 
:3171 60 ~:T~: 
~3172 li9 0::: UrA II¥O::: 
:::174 t:D O~3 DF STA i :DFOO 
::::1 77 A2 ~~14 LD:>': IIHH 
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::: 179 A9 (11 
::: 1?E: :::I1 02 DF 
:::1.?E AO 04 
:e: 1 ::: 0 to: ::: 
:::1::::1 DO FD 
':: 1 :,.: :c: FI::I 1210 
:e: 1 :::5 ::::D 1)2 VI ' 
;~, 1 :;::::: CA 
:31 :::9 DO E:E 
::: 1 ::::E: A2 !:~4 
:31:;::[1 fi:? 01. 
,:,1 :::F :::n L: DE 
:e: 1 9::::: tiU 04 
::::1 94 :::: :::: 
:3195 DO FD 
t=:, 1 ~~7 ti9 OD 
:e: 1 ::)9 :::D 1.:: [If':: 
::::19C CA 
::: 1 3D DO E[ 
:3 1.9F ti~! 11 
:=.: 1. A 1 :::D :210 DF 
:31A4 60 
LIlA \t·$01 
:::TI~ 1:DFO~: 
LD',' jjJij4 
DE'" 
f:tj~~ $::: 1 :::0 
UIA t!:fOU 
:::; H! ". IIF' () ;,: 
DE>: 
f::tjE J.:::: 1 ?S' 
l_Ii:'< HH.14 
U .II: ! f! :f{11. 
:::: T I=: :i- II E:~ 1 :... 
LIt 'T' 11104 
DEC ',' 
f::t.j E' :f :e: 1 ::~.; 
LIlA jjHj,,1 
,,:TA HlU2 
DE:< 
E:t·IE 1'::: 1:::D 
Ulfi U11 
:::TA lDF(lIj 
F:T:::: 
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OESCR IPTION QUAN. COMPONENT NAME(S) 
10k 30 R109,R111,Rl14,Rl18,R12,R122,R125,R16,R20 
R24,R28,R32,R36,R4,R40,R44,R48,R52,R56,R60 
R64 ,R68,R7 2,R76,R8,R80,R84,R88,R92,R96 
15k 64 R10,R101,R102,R105,R106,R11,Rl13,Rl16,Rl17 
R120,R121,R124,R14,R15,R152,R153,R154,R155 
R156,R18,R19,R2,R22,R23,R26,R27,R3,R30,R31 
R34,R35,R38,R39,R42,R43,R46,R47,R50,R51 
R54,R55,R58,R59,R6,R62,R63,R66,R67,R7,R70 
R71,R74,R75,R78,R79,R82,R83,R86,R87,R90 
R91,R94,R95,R99 
1k2 10 R103,R107,R157,R158,R159,R160,R161,R162 
R163,R164 
1N4004 2 D19,020 
1N4148 18 01,D10,D11,012,013,D14,D15,016,017,018,02 
03,04,05,06,07,08,D9 
240E 3 R148,R150,R151 
2k2 5 VR1,VR2,VR3,VR4,VR8 
2N2222 32 Q1,Q11,Q13,Q15,Q17,Q19,Q21,Q23,Q25,Q27,Q29 
Q3,Q31,Q33,Q35,Q37,Q39,Q41,Q43,Q45,Q47,Q49 
Q5,Q50,Q51,Q52,Q53,Q55,Q57,Q59,Q7,Q9 
2N4403 26 Q10,Q12,Q14,Q16,Q18,Q2,Q20,Q22,Q24,Q26,Q28 
Q30,Q32,Q34,Q36,Q38,Q4,Q40,Q42,Q44,Q46,Q48 
Q54,Q58,Q6,Q8 
33k 32 R1,R100,R104,R112,R115,Rl19,R123,R13,R17 
R21,R25,R29,R33,R37,R41,R45,R49,R5,R53,R57 
R61,R65,R69,R73,R77,R81,R85,R89,R9,R93,R97 
R98 
4k7 26 R126,R127,R128,R129,R130,R131,R132,R133 
R134,R135,R136,R137,R138,R139,R140,R141 
R142,R143,R144,R145,R146,R147,R149,VR5,VR6 
VR7 
6800/25V 1 C1 
BC177 2 Q56,Q60 
CA3081 1 TAl 
C04050 2 U5,U6 
C04053 4 U1,U2,U3,U4 
MC6821 3 PIAO, PIAl, PIA2 
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1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
41 
42 
43 
44 
45 
46 
47 
48 
49 
50 
Bill of Material Print Page: 2 
LABEL 
C1 
D1 
010 
D 11 
012 
013 
D14 
015 
016 
D17 
018 
019 
02 
D20 
03 
D4 
D5 
D6 
07 
08 
09 
PIAO 
PIAl 
PIA2 
Ql 
Q10 
Ql1 
Q12 
Q13 
Q14 
Q15 
Q16 
Q17 
Q18 
Q19 
Q2 
Q20 
Q21 
Q22 
Q23 
Q24 
Q25 
Q26 
Q27 
Q28 
Q29 
Q3 
Q30 
Q31 
Q32 
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PACKAGE 
RB.4/.8 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
DIP40 
DIP40 
DIP40 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
COMMENT. 
6800125V 
IN4148 
IN4148 
1N4148 
IN4148 
IN4148 
IN4148 
IN4148 
IN4148 
1N4148 
IN4148 
IN4004 
IN4148 
IN4004 
IN4l48 
1N4148 
IN4148 
IN4148 
1N4148 
IN4148 
IN4148 
MC6821 
MC6821 
MC6821 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N2222 
2N4403 
2N2222 
2N4403 
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COMP No. 
51 
52 
53 
54 
55 
56 
57 
58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
68 
69 
70 
71 
72 
73 
74 
75 
76 
77 
78 
79 
80 
81 
82 
83 
84 
85 
86 
87 
88 
89 
90 
91 
92 
93 
94 
95 
96 
97 
98 
99 
100 
LABEL 
Q33 
Q34 
Q35 
Q36 
Q37 
Q38 
Q39 
Q4 
Q40 
Q41 
Q42 
Q43 
Q44 
Q45 
Q46 
Q47 
Q48 
Q49 
Q5 
Q50 
Q51 
Q52 
Q53 
Q54 
Q55 
Q56 
Q57 
Q58 
Q59 
Q6 
Q60 
Q7 
Q8 
Q9 
R1 
R10 
R100 
R101 
R102 
R103 
R104 
R105 
R106 
R107 
R109 
R11 
R111 
Rl12 
Rl13 
Rl14 
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PACKAGE 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
TRANS 
AXIALO . 4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO . 4 
AXIALO.4 
COMMENT: 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N4403 
2N2222 
2N2222 
2N2222 
2N2222 
2N2222 
2N2222 
2N4403 
2N2222 
BCl77 
2N2222 
2N4403 
2N2222 
2N4403 
BC177 
2N2222 
2 N4403 
2N2222 
33k 
15k 
33k 
15k 
15k 
1k2 
33k 
15k 
15k 
1k2 
10k 
15k 
10k 
33k 
15k 
10k 
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COMP No. 
101 
102 
103 
104 
105 
106 
107 
108 
109 
110 
111 
112 
113 
114 
115 
116 
117 
118 
119 
120 
121 
122 
123 
124 
125 
126 
127 
128 
129 
130 
131 
132 
133 
134 
135 
136 
137 
138 
139 
140 
141 
142 
143 
144 
145 
146 
147 
148 
149 
150 
LABEL 
Rl15 
R116 
R117 
R118 
R119 
R12 
R120 
R121 
R122 
R123 
R124 
R125 
R126 
R127 
R128 
R129 
R13 
R130 
R131 
R132 
R133 
R134 
R135 
R136 
R137 
R138 
R139 
R14 
R140 
R141 
R142 
R143 
R144 
R145 
R146 
R147 
R148 
R149 
R15 
R150 
R151 
R152 
R153 
R154 
R155 
R156 
R157 
R158 
R159 
R16 
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PACKAGE 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO . 4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
COMMENT 
33k 
15k 
15k 
10k 
33k 
10k 
15k 
15k 
10k 
33k 
15k 
10k 
4k7 
4k7 
4k7 
4k7 
33k 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
15k 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
4k7 
240E 
4k7 
15k 
240E 
240E 
15k 
15k 
15k 
15k 
15k 
1k2 
lK2 
lk2 
10k 
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151 
152 
153 
154 
155 
156 
157 
158 
159 
160 
161 
162 
163 
164 
165 
166 
167 
168 
169 
170 
171 
172 
173 
174 
175 
176 
177 
178 
179 
180 
181 
182 
183 
184 
185 
186 
187 
188 
189 
190 
191 
192 
193 
194 
195 
196 
197 
198 
199 
200 
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LABEL 
R160 
R161 
R162 
R163 
R164 
R17 
R18 
R19 
R2 
R20 
R21 
R22 
R23 
R24 
R25 
R26 
R27 
R28 
R29 
R3 
R30 
R31 
R32 
R33 
R34 
R35 
R36 
R37 
R38 
R39 
R4 
R40 
R41 
R42 
R43 
R44 
R45 
R46 
R47 
R48 
R49 
R5 
R50 
R51 
R52 
R53 
R54 
R55 
R56 
R57 
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PACKAGE 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO . 4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO . 4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO . 4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
AXIALO.4 
COMMENl 
1K2 
1k2 
lk2 
lk2 
lk2 
33k 
15k 
15k 
15k 
10k 
33k 
15k 
15k 
10k 
33k 
15k 
15k 
10k 
33k 
15k 
15k 
15k 
10k 
33k 
15k 
15k 
10k 
33k 
15k 
15k 
10k 
10k 
33k 
15k 
15k 
10k 
33k 
15k 
15k 
10k 
33k 
33k 
15k 
15k 
10k 
33k 
15k 
15k 
10k 
33k 
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COMP No . LABEL PACKAGE COMMENT 
-------- -----
------- -------
201 R58 AXIALO.4 15k 
202 R59 AXIALO.4 15k 
203 R6 AXIALO.4 15k 
204 R60 AXIALO.4 10k 
205 R61 AXIALO.4 33k 
206 R62 AXIALO.4 15k 
207 R63 AXIALO.4 15k 
208 R64 AXIALO .4 10k 
209 R65 AXIALO.4 33k 
210 R66 AXIALO.4 15k 
211 R67 AXIALO.4 15k 
212 R68 AXIALO.4 10k 
213 R69 AXIALO.4 33k 
214 R7 AXIALO.4 15k 
215 R70 AXIALO.4 15k 
216 R71 AXIALO.4 15k 
217 R72 AXIALO.4 10k 
218 R73 AXIALO . 4 33k 
219 R74 AXIALO.4 15k 
220 R75 AXIALO.4 15k 
221 R76 AXIALO.4 10k 
222 R77 AXIALO.4 33k 
223 R78 AXIALO.4 15k 
224 R79 AXIALO.4 15k 
225 R8 AXIALO.4 10k 
226 R80 AXIALO.4 10k 
227 R81 AXIALO.4 33k 
228 R82 AXIALO . 4 15k 
229 R83 AXIALO.4 15k 
230 R84 AXIALO.4 10k 
231 R85 AXIALO.4 33k 
232 R86 AXIALO.4 15k 
233 R87 AXIALO.4 15k 
234 R88 AXIALO.4 10k 
235 R89 AXIALO.4 33k 
236 R9 AXIALO.4 33k 
237 R90 AXIALO.4 15k 
238 R91 AXIALO.4 15k 
239 R92 AXIALO.4 10k 
240 R93 AXIALO.4 33k 
241 R94 AXIALO.4 15k 
242 R95 AXIALO.4 15k 
243 R96 AXIALO.4 10k 
244 R97 AXIALO.4 33k 
245 R98 AXIALO.4 33k 
246 R99 AXIALO.4 15k 
247 TAl DIP16 CA3081 
248 U1 DIP16 CD4053 
249 U2 DIP16 CD4053 
250 U3 DIP16 CD4053 
1 18 
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COMP No. LABEL PACKAGE COMMEN1 
-------- ----- ------- -------
251 U4 Orp16 C04053 
252 U5 Orp16 C04050 
253 U6 Orp16 C04050 
254 VRI VR4 2k2 
255 VR2 VR4 2k2 
256 VR3 VR4 2k2 
257 VR4 VR4 2k2 
258 VR5 VR4 4k7 
259 VR6 VR4 4k7 
260 VR7 VR4 4k7 
261 VR8 VR4 2k2 
11 9 
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